# Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

## SPEC CPU®2017 Integer Speed Result

**SPECspeed®2017_int_base = 4.87**

**SPECspeed®2017_int_peak = 4.97**

<table>
<thead>
<tr>
<th>Test Sponsor</th>
<th>Cisco Systems</th>
<th>Hardware Availability</th>
<th>Test Date</th>
<th>CPU2017 License</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tested by</td>
<td>Cisco Systems</td>
<td></td>
<td>Sep-2019</td>
<td>9019</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Threads

<table>
<thead>
<tr>
<th>Test</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>12</td>
<td>3.29</td>
<td>3.81</td>
<td>5.09</td>
<td>5.09</td>
<td>5.54</td>
<td>6.85</td>
<td>6.89</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>12</td>
<td>2.88</td>
<td>2.88</td>
<td>2.33</td>
<td>2.33</td>
<td>6.04</td>
<td>6.04</td>
<td>6.04</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>12</td>
<td>3.29</td>
<td>3.81</td>
<td>5.09</td>
<td>5.09</td>
<td>5.54</td>
<td>6.85</td>
<td>6.89</td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>12</td>
<td>3.88</td>
<td>3.88</td>
<td>3.88</td>
<td>3.88</td>
<td>3.88</td>
<td>3.88</td>
<td></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>12</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td></td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>12</td>
<td>2.88</td>
<td>2.88</td>
<td>2.88</td>
<td>2.88</td>
<td>2.88</td>
<td>2.88</td>
<td></td>
</tr>
<tr>
<td>641.leela_s</td>
<td>12</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td>2.33</td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>12</td>
<td>9.02</td>
<td>9.02</td>
<td>9.02</td>
<td>9.02</td>
<td>9.02</td>
<td>9.02</td>
<td>9.02</td>
</tr>
</tbody>
</table>

### SPECspeed®2017_int_base (4.87)

### SPECspeed®2017_int_peak (4.97)

## Hardware

**CPU Name:** Intel Xeon Bronze 3204

**Max MHz:** 1900

**Nominal:** 1900

**Enabled:** 12 cores, 2 chips

**Orderable:** 1.2 Chips

**Cache L1:** 32 KB I + 32 KB D on chip per core

**L2:** 1 MB I+D on chip per core

**L3:** 8.25 MB I+D on chip per chip

**Other:** None

**Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2133)

**Storage:** 1 x 1.9 TB SSD SAS

**Other:** None

## Software

**OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default

**Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux

**Parallel:** Yes

**Firmware:** Version 4.0.4g released Jul-2019

**File System:** xfs

**System State:** Run level 3 (multi-user)

**Base Pointers:** 64-bit

**Peak Pointers:** 64-bit

**Other:** jemalloc memory allocator V5.0.1

**Power Management:** --
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perfbench_s</td>
<td>12</td>
<td>539</td>
<td>3.29</td>
<td>540</td>
<td>3.29</td>
<td>538</td>
<td>3.30</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>12</td>
<td>782</td>
<td>5.09</td>
<td>785</td>
<td>5.08</td>
<td>782</td>
<td>5.09</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>12</td>
<td>687</td>
<td>6.87</td>
<td>690</td>
<td>6.85</td>
<td>689</td>
<td>6.85</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>12</td>
<td>460</td>
<td>3.55</td>
<td>461</td>
<td>3.54</td>
<td>461</td>
<td>3.54</td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>12</td>
<td>230</td>
<td>6.17</td>
<td>229</td>
<td>6.18</td>
<td>230</td>
<td>6.15</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>12</td>
<td>292</td>
<td>6.04</td>
<td>292</td>
<td>6.04</td>
<td>292</td>
<td>6.04</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>12</td>
<td>498</td>
<td>2.88</td>
<td>498</td>
<td>2.88</td>
<td>497</td>
<td>2.88</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>12</td>
<td>733</td>
<td>2.33</td>
<td>731</td>
<td>2.33</td>
<td>731</td>
<td>2.33</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>12</td>
<td>361</td>
<td>8.13</td>
<td>361</td>
<td>8.15</td>
<td>361</td>
<td>8.14</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>12</td>
<td>685</td>
<td>9.02</td>
<td>685</td>
<td>9.02</td>
<td>685</td>
<td>9.03</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECspeed®2017_int_base = 4.87
SPECspeed®2017_int_peak = 4.97

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes

BIOS Settings:
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bced8f2999c33d61f64985e45859ea9
running on linux-3yo3 Tue Sep 24 12:49:32 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Bronze 3204 CPU @ 1.90GHz
 2 "physical id"s (chips)
12 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 6
siblings : 6
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 12
On-line CPU(s) list: 0-11
Thread(s) per core: 1
Core(s) per socket: 6
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Bronze 3204 CPU @ 1.90GHz
Stepping: 6
CPU MHz: 1900.000
CPU max MHz: 1900.0000
CPU min MHz: 800.0000
BogoMIPS: 3800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECspeed®2017_int_base = 4.87
SPECspeed®2017_int_peak = 4.97

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

L2 cache: 1024K
L3 cache: 8448K
NUMA node0 CPU(s): 0-5
NUMA node1 CPU(s): 6-11

Flags: fpu vme de pse tsc msr pae mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmrperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbe mca cx16 xtrapol pdcmd pcid dca sse4_1 sse4_2 x2apic movbe popcnt

L2 cache: 1024K
L3 cache: 8448K
NUMA node0 CPU(s): 0-5
NUMA node1 CPU(s): 6-11

Flags: fpu vme de pse tsc msr pae mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmrperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbe mca cx16 xtrapol pdcmd pcid dca sse4_1 sse4_2 x2apic movbe popcnt

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
different physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5
  node 0 size: 385636 MB
  node 0 free: 385197 MB
  node 1 cpus: 6 7 8 9 10 11
  node 1 size: 387029 MB
  node 1 free: 386499 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
MemTotal: 791210436 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

os-release:
  NAME="SLES"
  VERSION="15"
  VERSION_ID="15"
  PRETTY_NAME="SUSE Linux Enterprise Server 15"
  ID="sles"
  ID_LIKE="suse"

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

| SPECspeed®2017_int_base = 4.87 |
| SPECspeed®2017_int_peak = 4.97 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-3yo3 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 24 12:47

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 20G 204G 9% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2133

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
==============================================================================
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

| SPECspeed®2017_int_base = 4.87 | SPECspeed®2017_int_peak = 4.97 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 648.exchange2_s(base, peak)
==============================================================================
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-W1, -z, muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

| SPECspeed®2017_int_base = 4.87 |
| SPECspeed®2017_int_peak = 4.97 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Optimization Flags (Continued)

C benchmarks (continued):
-L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -fno-strict-overflow
-L/usr/local/je5.0.1-64/lib -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_int_base = 4.87
SPECspeed®2017_int_peak = 4.97

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

**Peak Optimization Flags (Continued)**

602.gcc_s (continued):
- no-prec-div -DSPEC_SUPPRESS_OPENMP
  -L/usr/local/je5.0.1-64/lib -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
  -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
  -DSPEC_SUPPRESS_OPENMP -gopenmp -DSPEC_OPENMP
  -L/usr/local/je5.0.1-64/lib -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
  -qopt-mem-layout-trans=4 -gopenmp -DSPEC_OPENMP
  -L/usr/local/je5.0.1-64/lib -ljemalloc

657.xz_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2
  -xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3
  -no-prec-div -DSPEC_SUPPRESS_OPENMP -gopenmp
  -DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
  -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
  -DSPEC_SUPPRESS_OPENMP
  -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
  -lqkmalloc

623.xalancbmk_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
  -qopt-mem-layout-trans=4
  -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
  -lqkmalloc

631.deepsjeng_s: Same as 623.xalancbmk_s

641.leela_s: Same as 623.xalancbmk_s

Fortran benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
  -nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml
### SPEC CPU®2017 Integer Speed Result

**Cisco Systems**  
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>4.87</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak</td>
<td>4.97</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

<table>
<thead>
<tr>
<th><strong>Test Date:</strong></th>
<th>Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Hardware Availability:</strong></td>
<td>Apr-2019</td>
</tr>
<tr>
<td><strong>Software Availability:</strong></td>
<td>May-2019</td>
</tr>
</tbody>
</table>

---

**SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.**

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-24 03:19:31-0400.  
Originally published on 2019-11-04.