**Cisco Systems**

Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

| Test Sponsor: | Cisco Systems |
| Test Date: | Sep-2019 |
| Hardware Availability: | Apr-2019 |
| Software Availability: | May-2019 |

<table>
<thead>
<tr>
<th>Test</th>
<th>Copies</th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>64</td>
<td>135</td>
<td>171</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>64</td>
<td>135</td>
<td>168</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>64</td>
<td>127</td>
<td>168</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>64</td>
<td>98.2</td>
<td>168</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>64</td>
<td>98.3</td>
<td>168</td>
</tr>
<tr>
<td>519.ibm_r</td>
<td>64</td>
<td>99.4</td>
<td>168</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>64</td>
<td>99.5</td>
<td>168</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>64</td>
<td>189</td>
<td>216</td>
</tr>
<tr>
<td>528.cam4_r</td>
<td>64</td>
<td>190</td>
<td>216</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>64</td>
<td>373</td>
<td>374</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>64</td>
<td>275</td>
<td>275</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>64</td>
<td>134</td>
<td>168</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>64</td>
<td>81.6</td>
<td>81.5</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019
**Tested by:** Cisco Systems

**Hardware**

- **CPU Name:** Intel Xeon Silver 4216
- **Max MHz:** 3200
- **Nominal:** 2100
- **Enabled:** 32 cores, 2 chips, 2 threads/core
- **Orderable:** 1,2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 22 MB I+D on chip per chip
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

**Software**

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **Firmware:** Version 4.0.4g released Jul-2019
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None
- **Power Management:** --
## SPEC CPU®2017 Floating Point Rate Result

**Cisco Systems**  
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

<table>
<thead>
<tr>
<th><strong>CPU2017 License:</strong></th>
<th>9019</th>
<th><strong>Test Date:</strong></th>
<th>Sep-2019</th>
<th><strong>Hardware Availability:</strong></th>
<th>Apr-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Test Sponsor:</strong></td>
<td>Cisco Systems</td>
<td><strong>Software Availability:</strong></td>
<td>May-2019</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Tested by:</strong></td>
<td>Cisco Systems</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SPECrate®2017_fp_base =** 168  
**SPECrate®2017_fp_peak =** 171

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>64</td>
<td>1502</td>
<td>427</td>
<td>1501</td>
<td>427</td>
<td>1502</td>
<td>427</td>
<td>64</td>
<td>1502</td>
<td>427</td>
<td>1501</td>
<td>427</td>
<td>1502</td>
<td>427</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>64</td>
<td>599</td>
<td><strong>135</strong></td>
<td>598</td>
<td>135</td>
<td>600</td>
<td>135</td>
<td>64</td>
<td>600</td>
<td>135</td>
<td>600</td>
<td>135</td>
<td>600</td>
<td>135</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>64</td>
<td>480</td>
<td>127</td>
<td>479</td>
<td>127</td>
<td>478</td>
<td>127</td>
<td>64</td>
<td>474</td>
<td>128</td>
<td>474</td>
<td>128</td>
<td>474</td>
<td>128</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>64</td>
<td>1705</td>
<td><strong>98.2</strong></td>
<td>1699</td>
<td>98.5</td>
<td>1711</td>
<td>97.9</td>
<td>64</td>
<td>1703</td>
<td><strong>98.3</strong></td>
<td>1711</td>
<td>97.8</td>
<td>1699</td>
<td>98.5</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>64</td>
<td>790</td>
<td><strong>189</strong></td>
<td>792</td>
<td>189</td>
<td>790</td>
<td>189</td>
<td>64</td>
<td>691</td>
<td><strong>216</strong></td>
<td>687</td>
<td>217</td>
<td>698</td>
<td>214</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>64</td>
<td>678</td>
<td><strong>99.4</strong></td>
<td>678</td>
<td>99.5</td>
<td>679</td>
<td>99.4</td>
<td>64</td>
<td>678</td>
<td><strong>99.5</strong></td>
<td>678</td>
<td>99.5</td>
<td>678</td>
<td>99.6</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>64</td>
<td>795</td>
<td>180</td>
<td>788</td>
<td><strong>182</strong></td>
<td>787</td>
<td>182</td>
<td>64</td>
<td>782</td>
<td>183</td>
<td><strong>740</strong></td>
<td><strong>194</strong></td>
<td>738</td>
<td>194</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>64</td>
<td>579</td>
<td>168</td>
<td>579</td>
<td><strong>168</strong></td>
<td>578</td>
<td>169</td>
<td>64</td>
<td>579</td>
<td>168</td>
<td>579</td>
<td>168</td>
<td>578</td>
<td>168</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>64</td>
<td>597</td>
<td>188</td>
<td>599</td>
<td><strong>187</strong></td>
<td>602</td>
<td>186</td>
<td>64</td>
<td>582</td>
<td>192</td>
<td>578</td>
<td>194</td>
<td>582</td>
<td>192</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>64</td>
<td>427</td>
<td><strong>373</strong></td>
<td>427</td>
<td>373</td>
<td>426</td>
<td>373</td>
<td>64</td>
<td>426</td>
<td><strong>374</strong></td>
<td>425</td>
<td>374</td>
<td>429</td>
<td>371</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>64</td>
<td>392</td>
<td><strong>275</strong></td>
<td>393</td>
<td>274</td>
<td>391</td>
<td>275</td>
<td>64</td>
<td>390</td>
<td>276</td>
<td><strong>392</strong></td>
<td><strong>275</strong></td>
<td>392</td>
<td>275</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>64</td>
<td>1861</td>
<td>134</td>
<td>1861</td>
<td><strong>134</strong></td>
<td>1861</td>
<td>134</td>
<td>64</td>
<td>1861</td>
<td>134</td>
<td><strong>1861</strong></td>
<td><strong>134</strong></td>
<td>1862</td>
<td>134</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>64</td>
<td>1246</td>
<td><strong>81.6</strong></td>
<td>1250</td>
<td>81.4</td>
<td>1244</td>
<td>81.7</td>
<td>64</td>
<td><strong>1248</strong></td>
<td><strong>81.5</strong></td>
<td>1247</td>
<td>81.6</td>
<td>1252</td>
<td>81.2</td>
</tr>
</tbody>
</table>

**SPECrate®2017_fp_base =** 168  
**SPECrate®2017_fp_peak =** 171

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### General Notes

Environment variables set by runcpu before the start of the run:  
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3> /proc/sys/vm/drop_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPEC CPU®2017 Floating Point Rate Result

SPECrate®2017_fp_base = 168
SPECrate®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-diml Mon Sep 23 23:48:54 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
2  "physical id"s (chips)
64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping: 6

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz) - SPECrate®2017_fp_base = 168
SPECrate®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
CPU MHz: 2100.000
Tested by: Cisco Systems
Hardware Availability: Apr-2019
CPU max MHz: 3200.0000
Software Availability: May-2019
CPU min MHz: 800.0000
Tested by: Cisco Systems
BogoMIPS: 4200.00
Test Sponsor: Cisco Systems
Virtualization: VT-x
Hardware Availability: Apr-2019
L1d cache: 32K
Software Availability: May-2019
L1i cache: 32K
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
L2 cache: 1024K
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
L3 cache: 22528K
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
NUMA node0 CPU(s): 0-3, 8-11, 32-35, 40-43
aperfmpref perf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
NUMA node1 CPU(s): 4-7, 12-15, 36-39, 44-47
sdbg fma cx16 xtrnr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
NUMA node2 CPU(s): 16-19, 24-27, 48-51, 56-59
numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
NUMA node3 CPU(s): 20-23, 28-31, 52-55, 60-63
physical chip.

From numactl --hardware available: 4 nodes (0-3)
node 0 cpus: 0 1 2 3 8 9 10 11 32 33 34 35 40 41 42 43
node 0 size: 192103 MB
node 0 free: 181672 MB
node 1 cpus: 4 5 6 7 12 13 14 15 36 37 38 39 44 45 46 47
node 1 size: 193527 MB
node 1 free: 186341 MB
node 2 cpus: 16 17 18 19 24 25 26 27 48 49 50 51 56 57 58 59
node 2 size: 193498 MB
node 2 free: 186532 MB
node 3 cpus: 20 21 22 23 28 29 30 31 52 53 54 55 60 61 62 63
node 3 size: 193526 MB
node 3 free: 186570 MB
node distances:
node 0 1 2 3 0: 10 11 21 21

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECrate®2017 fp_base = 168
SPECrate®2017 fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
MemTotal: 791199588 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-diml 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 23 14:28

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 48G 176G 22% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECraten®2017_fp_base = 168
SPECraten®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

==============================================================================
C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================

C++             | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================

C++, C          | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================

C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================

Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
------------------------------------------------------------------------------
(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECrate®2017_fp_base = 168
SPECrate®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECrate®2017_fp_base = 168
SPECrate®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

| SPECrate®2017_fp_base = 168 |
| SPECrate®2017_fp_peak = 171 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)

SPECrate®2017_fp_base = 168
SPECrate®2017_fp_peak = 171

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml
## SPEC CPU®2017 Floating Point Rate Result

**Cisco Systems**  
Cisco UCS C220 M5 (Intel Xeon Silver 4216, 2.10GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>168</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>171</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>9019</th>
<th>Test Date</th>
<th>Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor</td>
<td>Cisco Systems</td>
<td>Hardware Availability</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by</td>
<td>Cisco Systems</td>
<td>Software Availability</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

- **Copyright 2017-2019 Standard Performance Evaluation Corporation**

---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-23 14:18:53-0400.  
Originally published on 2019-11-04.