## SPEC CPU®2017 Floating Point Rate Result

**Cisco Systems**

Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)  

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Sponsor</th>
<th>Tested by</th>
<th>Test Date</th>
<th>Hardware Availability</th>
<th>Software Availability</th>
</tr>
</thead>
</table>

**SPECrate®2017_fp_base = 55.2**  
**SPECrate®2017_fp_peak = 56.2**

### Hardware

- **CPU Name:** Intel Xeon Bronze 3204  
  - **Max MHz:** 1900  
  - **Nominal:** 1900  
  - **Enabled:** 12 cores, 2 chips  
  - **Orderable:** 1,2 Chips  
  - **Cache L1:** 32 KB I + 32 KB D on chip per core  
  - **L2:** 1 MB I+D on chip per core  
  - **L3:** 8.25 MB I+D on chip per core  
  - **Other:** None  
  - **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2133)  
  - **Storage:** 1 x 1.9 TB SSD SAS  
  - **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
  - **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
  - **Parallel:** No  
  - **Firmware:** Version 4.0.4g released Jul-2019  
  - **File System:** xfs  
  - **System State:** Run level 3 (multi-user)  
  - **Base Pointers:** 64-bit  
  - **Peak Pointers:** 64-bit  
  - **Other:** None  
  - **Power Management:** --

---

This test was performed for the SPEC Data Center Performance Evaluation (DCPE) benchmark suite for the SPEC CPU®2017 benchmark suite. The results are used to evaluate the performance of the hardware and software in a data center environment.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>12</td>
<td>528</td>
<td>228</td>
<td>529</td>
<td>227</td>
<td>529</td>
<td>228</td>
<td>12</td>
<td>529</td>
<td>228</td>
<td>529</td>
<td>228</td>
<td>529</td>
<td>228</td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>12</td>
<td>403</td>
<td>37.7</td>
<td>403</td>
<td>37.7</td>
<td>411</td>
<td>37.0</td>
<td>12</td>
<td>403</td>
<td>37.7</td>
<td>404</td>
<td>37.6</td>
<td>403</td>
<td>37.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>12</td>
<td>353</td>
<td>32.3</td>
<td>354</td>
<td>32.2</td>
<td>354</td>
<td>32.2</td>
<td>12</td>
<td>353</td>
<td>32.3</td>
<td>349</td>
<td>32.6</td>
<td>350</td>
<td>32.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>12</td>
<td>864</td>
<td>36.3</td>
<td>866</td>
<td>36.2</td>
<td>866</td>
<td>36.2</td>
<td>12</td>
<td>868</td>
<td>36.2</td>
<td>868</td>
<td>36.2</td>
<td>868</td>
<td>36.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>12</td>
<td>582</td>
<td>48.2</td>
<td>582</td>
<td>48.2</td>
<td>580</td>
<td>48.3</td>
<td>12</td>
<td>502</td>
<td>55.8</td>
<td>503</td>
<td>55.7</td>
<td>502</td>
<td>55.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>12</td>
<td>240</td>
<td>52.8</td>
<td>240</td>
<td>52.7</td>
<td>240</td>
<td>52.8</td>
<td>12</td>
<td>240</td>
<td>52.7</td>
<td>240</td>
<td>52.7</td>
<td>240</td>
<td>52.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>12</td>
<td>454</td>
<td>59.2</td>
<td>454</td>
<td>59.2</td>
<td>455</td>
<td>59.0</td>
<td>12</td>
<td>442</td>
<td>60.9</td>
<td>442</td>
<td>60.8</td>
<td>441</td>
<td>60.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>12</td>
<td>464</td>
<td>39.3</td>
<td>466</td>
<td>39.2</td>
<td>464</td>
<td>39.3</td>
<td>12</td>
<td>467</td>
<td>39.1</td>
<td>465</td>
<td>39.3</td>
<td>465</td>
<td>39.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>12</td>
<td>501</td>
<td>41.9</td>
<td>501</td>
<td>41.9</td>
<td>501</td>
<td>41.9</td>
<td>12</td>
<td>481</td>
<td>43.6</td>
<td>482</td>
<td>43.6</td>
<td>481</td>
<td>43.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>12</td>
<td>299</td>
<td>99.8</td>
<td>308</td>
<td>96.8</td>
<td>300</td>
<td>99.4</td>
<td>12</td>
<td>301</td>
<td>99.3</td>
<td>299</td>
<td>99.9</td>
<td>306</td>
<td>97.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>12</td>
<td>344</td>
<td>58.7</td>
<td>344</td>
<td>58.7</td>
<td>344</td>
<td>58.7</td>
<td>12</td>
<td>344</td>
<td>58.7</td>
<td>344</td>
<td>58.7</td>
<td>344</td>
<td>58.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>12</td>
<td>594</td>
<td>78.7</td>
<td>595</td>
<td>78.6</td>
<td>594</td>
<td>78.8</td>
<td>12</td>
<td>595</td>
<td>78.6</td>
<td>594</td>
<td>78.7</td>
<td>594</td>
<td>78.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>12</td>
<td>492</td>
<td>38.8</td>
<td>494</td>
<td>38.6</td>
<td>496</td>
<td>38.4</td>
<td>12</td>
<td>486</td>
<td>39.2</td>
<td>487</td>
<td>39.2</td>
<td>486</td>
<td>39.2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-3yo3 Mon Sep 23 22:13:38 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Bronze 3204 CPU @ 1.90GHz
  2 "physical id"s (chips)
  12 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 6
  siblings : 6
physical 0: cores 0 1 2 3 4 5
physical 1: cores 0 1 2 3 4 5

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 12
On-line CPU(s) list: 0-11
Thread(s) per core: 1
Core(s) per socket: 6
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Bronze 3204 CPU @ 1.90GHz
Stepping: 6

(Continued on next page)
**Platform Notes (Continued)**

```
CPU MHz:             1900.00
CPU max MHz:         1900.000
CPU min MHz:         800.000
BogoMIPS:            3800.00
Virtualization:      VT-x
L1d cache:           32K
L1i cache:           32K
L2 cache:            1024K
L3 cache:            8448K
NUMA node0 CPU(s):   0-5
NUMA node1 CPU(s):   6-11
Flags:               fpu vme de pse tsc msr pae mca cmov
                      pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
                      lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
                      aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
                      sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
                      tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
                      epb cat_l3 cdp_l3 invpcid_single intel_patin mba tpr_shadow vnmi flexpriority ept
                      vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
                      avx512f avx512dq rdseed adx clflushopt clwb intel_pt avx512cd avx512bw avx512vl
                      xsaveopt xsavec xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
                      ibpb ibrs stibp dtherm arat pln pts hw lpwp act_window hwp_epp hwp_pkg_req pku ospke
                      avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data
        cache size : 8448 KB
```

From `numactl --hardware` WARNING: a numactl 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5
node 0 size: 385636 MB
node 0 free: 377920 MB
node 1 cpus: 6 7 8 9 10 11
node 1 size: 387029 MB
node 1 free: 382755 MB
node distances:
         node  0  1
      0:   10  21
      1:   21  10

From /proc/meminfo
        MemTotal:     791210432 kB
        HugePages_Total:       0
        Hugepagesize:          2048 kB
```

From `/etc/*release* /etc/*version*`

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

os-release:
   NAME="SLES"
   VERSION="15"
   VERSION_ID="15"
   PRETTY_NAME="SUSE Linux Enterprise Server 15"
   ID="sles"
   ID_LIKE="suse"
   ANSI_COLOR="0;32"
   CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
   Linux linux-3yo3 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
   x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 23 14:26

SPEC is set to: /home/cpu2017

Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda1      xfs   224G   30G  195G  14% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2133

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
| C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak) |
==============================================================================

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

------------------------------------------------------------------------------
| C++     | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
| C++, C   | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
| C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
| Fortran  | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
| Fortran, C | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------------

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.ibm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)  SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Bronze 3204, 1.90GHz)

SPECrate®2017_fp_base = 55.2
SPECrate®2017_fp_peak = 56.2

CPU2017 License: 9019  
Test Sponsor: Cisco Systems
Test Date: Sep-2019  
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

Benchmarks using both Fortran and C:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:
511.povray_r -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

526.blender_r -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-23 12:43:37-0400.
Originally published on 2019-11-04.