Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

**SPECrates**
- **SPECrates®2017_int_base = 270**
- **SPECrates®2017_int_peak = 281**

**Hardware**
- **CPU Name:** Intel Xeon Gold 6252
- **Max MHz:** 3700
- **Nominal:** 2100
- **Enabled:** 48 cores, 2 chips, 2 threads/core
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 35.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

**Software**
- **OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **Firmware:** Version 4.0.4g released Jul-2019
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 32/64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** --

**Test Date:** Sep-2019
**Hardware Availability:** Apr-2019
**Software Availability:** May-2019

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>96</td>
<td>247</td>
<td>281</td>
</tr>
<tr>
<td>gcc_r</td>
<td>96</td>
<td>223</td>
<td></td>
</tr>
<tr>
<td>mcf_r</td>
<td>96</td>
<td>349</td>
<td>257</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>96</td>
<td>118</td>
<td></td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>96</td>
<td></td>
<td>296</td>
</tr>
<tr>
<td>x264_r</td>
<td>96</td>
<td></td>
<td></td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>96</td>
<td>224</td>
<td></td>
</tr>
<tr>
<td>leela_r</td>
<td>96</td>
<td>269</td>
<td></td>
</tr>
<tr>
<td>exchange2_r</td>
<td>96</td>
<td></td>
<td>529</td>
</tr>
<tr>
<td>xz_r</td>
<td>96</td>
<td></td>
<td>544</td>
</tr>
</tbody>
</table>
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>96</td>
<td>740</td>
<td>207</td>
<td>742</td>
<td>206</td>
<td>742</td>
<td>206</td>
<td>742</td>
<td>206</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96</td>
<td>610</td>
<td>223</td>
<td>608</td>
<td>224</td>
<td>612</td>
<td>222</td>
<td>608</td>
<td>224</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>96</td>
<td>445</td>
<td>349</td>
<td>444</td>
<td>349</td>
<td>445</td>
<td>349</td>
<td>445</td>
<td>349</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96</td>
<td>710</td>
<td>177</td>
<td>709</td>
<td>178</td>
<td>708</td>
<td>178</td>
<td>709</td>
<td>178</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>96</td>
<td>343</td>
<td>296</td>
<td>342</td>
<td>296</td>
<td>343</td>
<td>296</td>
<td>342</td>
<td>296</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>96</td>
<td>318</td>
<td>529</td>
<td>318</td>
<td>528</td>
<td>318</td>
<td>529</td>
<td>318</td>
<td>529</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>96</td>
<td>491</td>
<td>224</td>
<td>491</td>
<td>224</td>
<td>491</td>
<td>224</td>
<td>491</td>
<td>224</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>96</td>
<td>745</td>
<td>213</td>
<td>748</td>
<td>213</td>
<td>750</td>
<td>212</td>
<td>762</td>
<td>209</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>96</td>
<td>462</td>
<td>544</td>
<td>462</td>
<td>544</td>
<td>462</td>
<td>544</td>
<td>462</td>
<td>544</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>96</td>
<td>572</td>
<td>181</td>
<td>572</td>
<td>181</td>
<td>571</td>
<td>182</td>
<td>571</td>
<td>182</td>
</tr>
</tbody>
</table>

SPECrate®2017_int_base = 270
SPECrate®2017_int_peak = 281

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

General Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches
runcpu command invoked through numacll i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2019 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 270
SPECrate®2017_int_peak = 281

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcede8f2999c33d61f64985e45859ea9
running on linux-jm4k Wed Sep 25 08:17:01 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
  2 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
  siblings : 48
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
Stepping: 6

(Continued on next page)
### Platform Notes (Continued)

<table>
<thead>
<tr>
<th>CPU MHz:</th>
<th>2100.000</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU max MHz:</td>
<td>3700.000</td>
</tr>
<tr>
<td>CPU min MHz:</td>
<td>1000.000</td>
</tr>
<tr>
<td>BogoMIPS:</td>
<td>4200.00</td>
</tr>
<tr>
<td>Virtualization:</td>
<td>VT-x</td>
</tr>
<tr>
<td>L1d cache:</td>
<td>32K</td>
</tr>
<tr>
<td>L1i cache:</td>
<td>32K</td>
</tr>
<tr>
<td>L2 cache:</td>
<td>1024K</td>
</tr>
<tr>
<td>L3 cache:</td>
<td>36608K</td>
</tr>
<tr>
<td>NUMA node0 CPU(s):</td>
<td>0-3,7-9,13-15,19,20,48-51,55-57,61-63,67,68</td>
</tr>
<tr>
<td>NUMA node1 CPU(s):</td>
<td>4-6,10-12,16-18,21-23,52-54,58-60,64-66,69-71</td>
</tr>
<tr>
<td>NUMA node2 CPU(s):</td>
<td>24-27,31-33,37-39,43,44,72-75,79-81,85-87,91,92</td>
</tr>
<tr>
<td>NUMA node3 CPU(s):</td>
<td>28-30,34-36,40-42,45-47,76-78,82-84,88-90,93-95</td>
</tr>
<tr>
<td>Flags:</td>
<td>fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpicaas xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault ebpxcat_L3 cdp_L3 invpcid_single intel_pni mba tpr_shadow vmi flexpriority ept vpid fsgsbasetsc_adjust bmi1 hle avx2 smep bmi2 erts invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsavesopt xsaveopt xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni arch_capabilities ssbd</td>
</tr>
</tbody>
</table>

/proc/cpuinfo cache data

`cache size: 36608 KB`

From `numactl --hardware` WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)

- node 0 cpus: 0 1 2 3 7 8 9 13 14 15 19 20 48 49 50 51 55 56 57 61 62 63 67 68
- node 0 size: 192106 MB
- node 0 free: 191736 MB
- node 1 cpus: 4 5 6 10 11 12 16 17 18 21 22 23 52 53 54 58 59 60 64 65 66 69 70 71
- node 1 size: 193501 MB
- node 1 free: 193236 MB
- node 2 cpus: 24 25 26 27 31 32 33 37 38 39 43 44 47 72 73 74 75 79 80 81 85 86 87 91 92
- node 2 size: 193530 MB
- node 2 free: 193179 MB
- node 3 cpus: 28 29 30 34 35 36 40 41 42 45 46 47 76 77 78 82 83 84 88 89 90 93 94 95
- node 3 size: 193529 MB
- node 3 free: 193301 MB
- node distances:
  - node 0 1 2 3
  - 0: 10 11 21 21

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1:  11  10  21  21
2:  21  21  10  11
3:  21  21  11  10

From /proc/meminfo
MemTotal:       791211656 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-jm4k 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 25 07:18
SPEC is set to: /home/cpu2017
Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sdb1      xfs   224G  20G  204G   9% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

SPECrate®2017_int_base = 270
SPECrate®2017_int_peak = 281

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Tested by: Cisco Systems
Software Availability: May-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++     | 523.xalancbmk_r(peak)
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 548.exchange2_r(base, peak)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
    icc -m64 -std=c11

C++ benchmarks:
    icpc -m64

Fortran benchmarks:
    ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

(Continued on next page)
## Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

### SPECrate\textsuperscript{\textregistered}2017_int_base = 270
SPECrate\textsuperscript{\textregistered}2017_int_peak = 281

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

### Base Portability Flags (Continued)

- 502.gcc_r: -DSPEC_LP64
- 505.mcf_r: -DSPEC_LP64
- 520.omnetpp_r: -DSPEC_LP64
- 523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
- 525.x264_r: -DSPEC_LP64
- 531.deepsjeng_r: -DSPEC_LP64
- 541.leela_r: -DSPEC_LP64
- 548.exchange2_r: -DSPEC_LP64
- 557.xz_r: -DSPEC_LP64

### Base Optimization Flags

**C benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

**C++ benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

**Fortran benchmarks:**
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`
- `qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `-lqkmalloc`

### Peak Compiler Invocation

**C benchmarks (except as noted below):**
`icc -m64 -std=c11`


**C++ benchmarks (except as noted below):**
`icpc -m64`

- `523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin`

(Continued on next page)
### Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

<table>
<thead>
<tr>
<th>Spec CPU®2017 Integer Rate Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_base = 270</td>
</tr>
<tr>
<td>SPECrate®2017_int_peak = 281</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

#### Peak Compiler Invocation (Continued)

Fortran benchmarks:
```bash
ifort -m64
```

#### Peak Portability Flags

- `500.perlbench_r`: `-DSPEC_LP64 -DSPEC_LINUX_X64`
- `502.gcc_r`: `-D_FILE_OFFSET_BITS=64`
- `505.mcf_r`: `-DSPEC_LP64`
- `520.omnetpp_r`: `-DSPEC_LP64`
- `523.xalancbmk_r`: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
- `525.x264_r`: `-DSPEC_LP64`
- `531.deepsjeng_r`: `-DSPEC_LP64`
- `541.leela_r`: `-DSPEC_LP64`
- `548.exchange2_r`: `-DSPEC_LP64`
- `557.xz_r`: `-DSPEC_LP64`

(Continued on next page)

#### Peak Optimization Flags

C benchmarks:
```bash
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

- `502.gcc_r`: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc`

- `505.mcf_r`: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc`

- `525.x264_r`: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc`

- `557.xz_r`: Same as `505.mcf_r`

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6252, 2.10GHz)

\[
\text{SPECrate}^{\circledast}\text{2017}_{\text{int}_\text{base}} = 270 \\
\text{SPECrate}^{\circledast}\text{2017}_{\text{int}_\text{peak}} = 281
\]

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

**Peak Optimization Flags (Continued)**

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-ipo
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.