Dell Inc.

PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

SPECspeed®2017_fp_base = 88.4
SPECspeed®2017_fp_peak = 88.9

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

## Threads

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base (88.4)</th>
<th>SPECspeed®2017_fp_peak (88.9)</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s 20</td>
<td>603.bwaves_s 20</td>
</tr>
<tr>
<td>607.cactuBSSN_s 20</td>
<td>607.cactuBSSN_s 20</td>
</tr>
<tr>
<td>619.lbm_s 20</td>
<td>619.lbm_s 20</td>
</tr>
<tr>
<td>621.wrf_s 20</td>
<td>621.wrf_s 20</td>
</tr>
<tr>
<td>627.cam4_s 20</td>
<td>627.cam4_s 20</td>
</tr>
<tr>
<td>628.pop2_s 20</td>
<td>628.pop2_s 20</td>
</tr>
<tr>
<td>638.imagick_s 20</td>
<td>638.imagick_s 20</td>
</tr>
<tr>
<td>644.nab_s 20</td>
<td>644.nab_s 20</td>
</tr>
<tr>
<td>649.fotonik3d_s 20</td>
<td>649.fotonik3d_s 20</td>
</tr>
<tr>
<td>654.roms_s 20</td>
<td>654.roms_s 20</td>
</tr>
</tbody>
</table>

## Software

OS: Ubuntu 18.04.2 LTS
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux
Parallel: Yes
Firmware: Version 2.2.11 released Jun-2019
File System: ext4
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Power Management: --

## Hardware

CPU Name: Intel Xeon Gold 5215
Max MHz: 3400
Nominal: 2500
Enabled: 20 cores, 2 chips
Orderable: 1.2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 13.75 MB I+D on chip per chip
Other: None
Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2666)
Storage: 1 x 480 GB SATA SSD
Other: None
Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base</th>
<th></th>
<th></th>
<th>Ratio</th>
<th></th>
<th></th>
<th>Ratio</th>
<th></th>
<th>Ratio</th>
<th></th>
<th>Ratio</th>
<th></th>
<th>Ratio</th>
<th></th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>20</td>
<td>168</td>
<td>351</td>
<td>169</td>
<td>350</td>
<td>169</td>
<td>349</td>
<td>20</td>
<td>169</td>
<td>349</td>
<td>169</td>
<td>349</td>
<td>169</td>
<td>349</td>
<td>169</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>20</td>
<td>174</td>
<td>95.6</td>
<td>175</td>
<td>95.2</td>
<td>175</td>
<td>95.1</td>
<td>20</td>
<td>175</td>
<td>95.4</td>
<td>176</td>
<td>94.7</td>
<td>176</td>
<td>94.5</td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>20</td>
<td>72.8</td>
<td>71.9</td>
<td>73.5</td>
<td>71.2</td>
<td>73.2</td>
<td>71.5</td>
<td>20</td>
<td>73.2</td>
<td>71.6</td>
<td>73.0</td>
<td>71.7</td>
<td>73.2</td>
<td>71.6</td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>20</td>
<td>150</td>
<td>88.3</td>
<td>154</td>
<td>86.1</td>
<td>154</td>
<td>86.1</td>
<td>20</td>
<td>145</td>
<td>91.2</td>
<td>146</td>
<td>90.7</td>
<td>145</td>
<td>91.0</td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>20</td>
<td>170</td>
<td>52.1</td>
<td>171</td>
<td>51.8</td>
<td>170</td>
<td>52.1</td>
<td>20</td>
<td>170</td>
<td>52.2</td>
<td>170</td>
<td>52.2</td>
<td>170</td>
<td>52.1</td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>20</td>
<td>191</td>
<td>62.3</td>
<td>192</td>
<td>62.0</td>
<td>192</td>
<td>61.8</td>
<td>20</td>
<td>187</td>
<td>63.6</td>
<td>189</td>
<td>63.0</td>
<td>190</td>
<td>62.6</td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>20</td>
<td>225</td>
<td>64.1</td>
<td>225</td>
<td>64.0</td>
<td>226</td>
<td>64.0</td>
<td>20</td>
<td>225</td>
<td>64.0</td>
<td>225</td>
<td>64.1</td>
<td>225</td>
<td>64.0</td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>20</td>
<td>143</td>
<td>122</td>
<td>143</td>
<td>122</td>
<td>143</td>
<td>122</td>
<td>20</td>
<td>143</td>
<td>122</td>
<td>143</td>
<td>122</td>
<td>144</td>
<td>122</td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>20</td>
<td>132</td>
<td>69.2</td>
<td>132</td>
<td>68.9</td>
<td>132</td>
<td>69.1</td>
<td>20</td>
<td>132</td>
<td>69.0</td>
<td>132</td>
<td>68.8</td>
<td>132</td>
<td>69.0</td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>20</td>
<td>192</td>
<td>81.9</td>
<td>193</td>
<td>81.7</td>
<td>192</td>
<td>81.9</td>
<td>20</td>
<td>193</td>
<td>81.5</td>
<td>194</td>
<td>81.3</td>
<td>193</td>
<td>81.7</td>
<td></td>
</tr>
</tbody>
</table>

SPECspeed®2017_fp_base = 88.4
SPECspeed®2017_fp_peak = 88.9

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3 > /proc/sys/vm/drop_caches

Platform Notes

BIOS settings:
Virtualization Technology disabled
DCU Streamer Prefetcher disabled
System Profile set to Custom

(Continued on next page)
Dell Inc.  
PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)  

Platform Notes (Continued)

CPU Performance set to Maximum Performance  
C States set to Autonomous  
C1E disabled  
Uncore Frequency set to Dynamic  
Energy Efficiency Policy set to Performance  
Memory Patrol Scrub disabled  
Logical Processor disabled  
CPU Interconnect Bus Link Power Management disabled  
PCI ASPM L1 Link Power Management disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5974 of 2018-05-19 9bcd8f2999c33d61f64985e45859ea9  
running on intel-sut Tue Sep 10 03:04:31 2019  

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo  

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz  
2 "physical id"s (chips)  
20 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 10  
siblings : 10  
physical 0: cores 0 1 2 3 4 8 9 10 11 12  
physical 1: cores 0 1 2 3 4 8 9 10 11 12  

From lscpu:  
Architecture: x86_64  
CPU op-mode(s): 32-bit, 64-bit  
Byte Order: Little Endian  
CPU(s): 20  
On-line CPU(s) list: 0-19  
Thread(s) per core: 1  
Core(s) per socket: 10  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz  
Stepping: 6  
CPU MHz: 2967.556  
BogoMIPS: 5000.00  
Virtualization: VT-x  
L1d cache: 32K  

(Continued on next page)
Platform Notes (Continued)

L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0,2,4,6,8,10,12,14,16,18
NUMA node1 CPU(s): 1,3,5,7,9,11,13,15,17,19
Flags: fpu vme de pse tsc msr pae mca cmov
        pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
        lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
        aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
        xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
        avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
        invpcid_single intel_p8in ssbd mba ibrs ibpb ibrs_enabled tpr_shadow vnmi flexpriority
        ept vpid fsgsb tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
        cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
        avx512bw avx512vl xsaveopt xsaves xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbb_total
        cqm_mbb_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld
        arch_capabilities

/proc/cpuinfo cache data
    cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 2 4 6 8 10 12 14 16 18
    node 0 size: 191914 MB
    node 0 free: 188414 MB
    node 1 cpus: 1 3 5 7 9 11 13 15 17 19
    node 1 size: 193512 MB
    node 1 free: 189086 MB
    node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
    MemTotal: 394677476 kB
    HugePages_Total: 0
    Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
    Ubuntu 18.04.2 LTS

From /etc/*release* /etc/*version*
    debian_version: buster/sid
    os-release:
    NAME="Ubuntu"

(Continued on next page)
Dell Inc.

PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

SPECspeed®2017_fp_base = 88.4
SPECspeed®2017_fp_peak = 88.9

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

Platform Notes (Continued)

VERSION="18.04.2 LTS (Bionic Beaver)"
ID=ubuntu
ID_LIKE=debian
PRETTY_NAME="Ubuntu 18.04.2 LTS"
VERSION_ID="18.04"
HOME_URL="https://www.ubuntu.com/
SUPPORT_URL="https://help.ubuntu.com/

uname -a:
  Linux intel-sut 4.15.0-60-generic #67-Ubuntu SMP Thu Aug 22 16:55:30 UTC 2019 x86_64
  x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user
pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB
filling

run-level 3 Sep 9 21:37

SPEC is set to: /home/cpu2017
  Filesystem Type Size Used Avail Use% Mounted on
  /dev/sda2 ext4 439G 38G 379G 10% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Dell Inc. 2.2.11 06/14/2019
  Memory:
  6x 00AD00B300AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2666
  3x 00AD063200AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2666
  3x 00AD069D00AD HMA84GR7CJR4N-WM 32 GB 2 rank 2933, configured at 2666
  4x Not Specified Not Specified

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>619.lbm_s(base, peak) 638.imagick_s(base, peak)</th>
<th>644.nab_s(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Dell Inc.

PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

SPECspeed®2017_fp_base = 88.4
SPECspeed®2017_fp_peak = 88.9

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
654.roms_s(base, peak)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

==============================================================================
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
628.pop2_s(base, peak)
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

(Continued on next page)
Dell Inc.

PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

| SPECspeed®2017_fp_base = 88.4 |
| SPECspeed®2017_fp_peak = 88.9 |

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

Base Compiler Invocation (Continued)

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAGS -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAGS
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAGS -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs
Dell Inc.

PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

| SPECspeed®2017_fp_base = 88.4 |
| SPECspeed®2017_fp_peak = 88.9 |

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.
Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

Peak Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:
```
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs
```
```
649.fotonik3d_s: Same as 603.bwaves_s
```
```
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:
```
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -02 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs
```

(Continued on next page)
Dell Inc.
PowerEdge M640 (Intel Xeon Gold 5215, 2.50GHz)

SPECspeed®2017_fp_base = 88.4
SPECspeed®2017_fp_peak = 88.9

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: Jun-2019
Hardware Availability: Apr-2019
Software Availability: Aug-2019

Peak Optimization Flags (Continued)

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-09 23:04:31-0400.
Originally published on 2019-10-29.