## SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**

Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

| **CPU2017 License:** 9019 | **Test Date:** Oct-2019 |
| **Test Sponsor:** Cisco Systems | **Hardware Availability:** Apr-2019 |
| **Tested by:** Cisco Systems | **Software Availability:** May-2019 |

### Threads

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Cores</th>
<th>SPECspeed®2017_fp_base</th>
<th>SPECspeed®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>36</td>
<td>149</td>
<td>131</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>36</td>
<td>149</td>
<td>131</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>36</td>
<td>90.6</td>
<td>90.5</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>36</td>
<td>65.4</td>
<td>66.4</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>36</td>
<td>105</td>
<td>104</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>36</td>
<td>105</td>
<td>105</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>36</td>
<td>84.4</td>
<td>84.1</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>36</td>
<td>225</td>
<td>226</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>36</td>
<td>122</td>
<td>120</td>
</tr>
</tbody>
</table>

---

### Software

- **OS:** SUSE Linux Enterprise Server 15 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 4.0.4g released Jul-2019
- **File System:** btrfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Power Management:** default

### Hardware

- **CPU Name:** Intel Xeon Gold 6240Y
- **Max MHz:** 3900
- **Nominal:** 2600
- **Enabled:** 36 cores, 2 chips
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 24.75 MB I+D on chip per chip
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 240 GB M.2 SATA SSD
- **Other:** None
## Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

**SPECspeed®2017_fp_base = 130**

**SPECspeed®2017_fp_peak = 131**

**CPU2017 License:** 9019  
**Test Date:** Oct-2019  
**Test Sponsor:** Cisco Systems  
**Hardware Availability:** Apr-2019  
**Tested by:** Cisco Systems  
**Software Availability:** May-2019

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>36</td>
<td>110</td>
<td>534</td>
<td>111</td>
<td>533</td>
<td>111</td>
<td>531</td>
<td>111</td>
<td>532</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>36</td>
<td>112</td>
<td>149</td>
<td>112</td>
<td>149</td>
<td>112</td>
<td>149</td>
<td>112</td>
<td>149</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>36</td>
<td>52.3</td>
<td>100</td>
<td>52.5</td>
<td>99.8</td>
<td>52.4</td>
<td>100</td>
<td>52.6</td>
<td>99.5</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>36</td>
<td>107</td>
<td>123</td>
<td>107</td>
<td>123</td>
<td>107</td>
<td>123</td>
<td>102</td>
<td>130</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>36</td>
<td>97.8</td>
<td>90.6</td>
<td>97.8</td>
<td>90.6</td>
<td>97.5</td>
<td>90.9</td>
<td>98.0</td>
<td>90.5</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>36</td>
<td>182</td>
<td>65.2</td>
<td>182</td>
<td>65.4</td>
<td>177</td>
<td>67.2</td>
<td>181</td>
<td>65.5</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>36</td>
<td>139</td>
<td>104</td>
<td>136</td>
<td>106</td>
<td>137</td>
<td>105</td>
<td>137</td>
<td>105</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>36</td>
<td>77.5</td>
<td>225</td>
<td>77.4</td>
<td>226</td>
<td>77.5</td>
<td>225</td>
<td>77.5</td>
<td>225</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>36</td>
<td>108</td>
<td>84.4</td>
<td>109</td>
<td>83.8</td>
<td>108</td>
<td>84.4</td>
<td>108</td>
<td>84.1</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>36</td>
<td>129</td>
<td>122</td>
<td>128</td>
<td>123</td>
<td>129</td>
<td>122</td>
<td>131</td>
<td>120</td>
</tr>
</tbody>
</table>

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

- KMP_AFFINITY = "granularity=fine,compact"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
- OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3 > /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Oct-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7eb1e6e46a485a0011
running on linux-cud8 Sun Oct 27 09:25:09 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6240C CPU @ 2.60GHz
 2 "physical id"s (chips)
36 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 18
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 36
On-line CPU(s) list: 0-35
Thread(s) per core: 1
Core(s) per socket: 18
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6240C CPU @ 2.60GHz
Stepping: 6
CPU MHz: 2600.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 5200.00
Virtualization: VT-x
L1d cache: 32K

(Continued on next page)
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

```
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-17
NUMA node1 CPU(s): 18-35
Flags: fpu vme de pse tsc msr pae mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 fma cx16 xtpre pdcm pcid dca sse4_1 lse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat13 cdp13 invpcid_single intel_pinn mba tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bm1 hle avx2 smep bmi2 1rms invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsavesopt avxsave xgetbv1 xsavec cqm_llc cqm_occurr_llc cqm_mbms total cqm_mbms_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni arch_capabilities ssbd
```

/proc/cpuinfo cache data
```
cache size : 25344 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
node 0 size: 385634 MB
node 0 free: 384977 MB
node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
node 1 size: 387027 MB
node 1 free: 379570 MB
node distances:
node 0 1
0: 10 21
1: 21 10
```

From /proc/meminfo
```
MemTotal: 791205860 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

From /etc/*release* /etc/*version*
```
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
```

(Continued on next page)
SPEC CPU®2017 Floating Point Speed Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
    Linux linux-cud8 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Oct 27 04:27

SPEC is set to: /home/cpu2017
    Filesystem Type Size Used Avail Use% Mounted on
    /dev/sda2 btrfs 224G 44G 180G 20% /home

From /sys/devices/virtual/dmi/id
    BIOS: Cisco Systems, Inc. C220M5.4.0.4g.0.0.0712190011 07/12/2019
    Vendor: Cisco Systems Inc
    Product: UCSC-C220-M5SX
    Serial: WZP22380CRE

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMI BIOS" standard.

Memory:
    24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

The marketing name for the processor in this result, which appears in the CPU name and hardware model areas, is different from sysinfo because a pre-production processor was used. The pre-production processor differs from the production processor in name only.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

| SPECspeed®2017_fp_base = 130 |
| SPECspeed®2017_fp_peak = 131 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

| Copyright 2017-2020 Standard Performance Evaluation Corporation |

---

**Compiler Version Notes**

<table>
<thead>
<tr>
<th>C</th>
<th>619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>C++, C, Fortran</th>
<th>607.cactuBSSN_s(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran</th>
<th>603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran, C</th>
<th>621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)</th>
</tr>
</thead>
</table>

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
          -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11
Fortran benchmarks:
ifort -m64
Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11
Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
Fortran benchmarks:
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs
649.fotonik3d_s: Same as 603.bwaves_s
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 130
SPECspeed®2017_fp_peak = 131

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Oct-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

654.roms_s (continued):
-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:

621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-DSPEC_SUPPRESS_OPENMP

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2019-10-27 12:25:09-0400.
Originally published on 2019-11-25.