Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

--- SPECspeed²017_fp_base = 207
SPECspeed²017_fp_peak = Not Run

---

Hardware

CPU Name: Intel Xeon Gold 6252
Max MHz: 3700
Nominal: 2100
Enabled: 96 cores, 4 chips
Orderable: 2,4 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 35.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (48 x 16 GB 2Rx8 PC4-2933Y-R)
Storage: 1 x 800 GB SATA SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP4 (x86_64)
Kernel 4.12.14-94.41-default
Compiler: C/C++: Version 19.0.4.227 of Intel
C/C++ Compiler for Linux;
Fortran: Version 19.0.4.227 of
Intel Fortran
Compiler for Linux
Parallel: Yes
Firmware: Lenovo BIOS Version TEE142E 2.30 released Aug-2019
tested as TEE141E 2.30 Jul-2019
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: Not Applicable
Other: None
Power Management: Disable

---

--- SPECspeed²017_fp_base (207) ---

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed²017_fp_base</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>96</td>
<td>192</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>96</td>
<td>163</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>96</td>
<td>132</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>96</td>
<td>151</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>96</td>
<td>62</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>96</td>
<td>218</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>96</td>
<td>397</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>96</td>
<td>400</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>96</td>
<td>122</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>96</td>
<td>400</td>
</tr>
</tbody>
</table>

---

--- END ---
Lenovo Global Technology
ThinkSystem SR850 (2.10 GHz, Intel Xeon Gold 6252)

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>96</td>
<td>67.6</td>
<td>873</td>
<td>66.6</td>
<td>886</td>
<td>67.0</td>
<td>881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>96</td>
<td>87.0</td>
<td>192</td>
<td>86.1</td>
<td>194</td>
<td>87.1</td>
<td>191</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>96</td>
<td>32.0</td>
<td>164</td>
<td>32.3</td>
<td>162</td>
<td>32.0</td>
<td>163</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>96</td>
<td>100</td>
<td>132</td>
<td>100</td>
<td>132</td>
<td>100</td>
<td>132</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>96</td>
<td>58.7</td>
<td>151</td>
<td>59.1</td>
<td>150</td>
<td>58.9</td>
<td>151</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>96</td>
<td>190</td>
<td>62.5</td>
<td>191</td>
<td>62.2</td>
<td>194</td>
<td>61.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>96</td>
<td>66.2</td>
<td>218</td>
<td>65.6</td>
<td>220</td>
<td>66.3</td>
<td>218</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>96</td>
<td>44.0</td>
<td>397</td>
<td>44.0</td>
<td>397</td>
<td>44.0</td>
<td>397</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>96</td>
<td>74.8</td>
<td>122</td>
<td>80.5</td>
<td>113</td>
<td>74.7</td>
<td>122</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>96</td>
<td>39.3</td>
<td>401</td>
<td>39.4</td>
<td>400</td>
<td>39.4</td>
<td>399</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPECspeed®2017_fp_base = 207
SPECspeed®2017_fp_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017-1.1.0-ic19.0u4/lib/intel64"
OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages disabled by default
echo never > /sys/kernel/mm/transparent_hugepage/enabled
echo never > /sys/kernel/mm/transparent_hugepage/defrag
Prior to runcpu invocation

Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a) is mitigated in the system as tested and documented.

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

SPECspeed®2017_fp_base = 207
SPECspeed®2017_fp_peak = Not Run

General Notes (Continued)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4) is mitigated in the system as tested and documented.

Platform Notes

BIOS configuration:
Choose Operating Mode set to Maximum Performance and then set it to Custom Mode
Hyper-Threading set to Disable
Adjacent Cache Prefetch set to Disable
MONITOR/MWAIT set to Enable

Sysinfo program /home/cpu2017-1.1.0-ic19.0u4/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f88a3d7edbe1e6e46a485a0011
running on linux-hxhl Thu Nov 7 19:11:12 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
  4 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 24
  siblings : 24
  physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 25 26 27 28 29
  physical 1: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 18 19 20 21 24 25 26 27 28 29
  physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 18 19 20 21 25 26 27 28 29
  physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 18 19 20 21 25 26 27 28 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 1
Core(s) per socket: 24
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

SPECSpeed®2017_fp_base = 207
SPECSpeed®2017_fp_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Platform Notes (Continued)

Model name: Intel(R) Xeon(R) Gold 6252 CPU @ 2.10GHz
Stepping: 6
CPU MHz: 2100.000
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-23
NUMA node1 CPU(s): 24-47
NUMA node2 CPU(s): 48-71
NUMA node3 CPU(s): 72-95

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpica pi mxr fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

SPECspeed®2017_fp_base = 207
SPECspeed®2017_fp_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Platform Notes (Continued)

0: 10 21 21 31
1: 21 10 31 21
2: 21 31 10 21
3: 31 21 21 10

From /proc/meminfo
MemTotal: 792228268 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 4
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP4"
    VERSION_ID="12.4"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp4"

uname -a:
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Nov 7 19:06

SPEC is set to: /home/cpu2017-1.1.0-ic19.0u4
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 744G 60G 684G 9% /home

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

| SPECspeed®2017_fp_base = 207 |
| SPECspeed®2017_fp_peak = Not Run |

| CPU2017 License: | 9017 |
| Test Sponsor: | Lenovo Global Technology |
| Tested by: | Lenovo Global Technology |

| Test Date: | Nov-2019 |
| Hardware Availability: | Apr-2019 |
| Software Availability: | May-2019 |

**Platform Notes (Continued)**

From /sys/devices/virtual/dmi/id

- BIOS: Lenovo -[Tee141E-2.30]- 07/02/2019
- Vendor: Lenovo
- Product: ThinkSystem SR850 -[7X1925Z000]-
- Product Family: ThinkSystem
- Serial: none

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

- Memory:
  - 48x Samsung M393A2K43CB2-CVF 16 GB 2 rank 2933

(End of data from sysinfo program)

**Compiler Version Notes**

| C | 619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base) |
|-----------------------------------------------|
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |

| C++, C, Fortran | 607.cactuBSSN_s(base) |
|-----------------------------------------------|
| Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |

| Fortran | 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base) |
|-----------------------------------------------|
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

<table>
<thead>
<tr>
<th>CPU2017 License: 9017</th>
<th>Test Date: Nov-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Lenovo Global Technology</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Lenovo Global Technology</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

## Compiler Version Notes (Continued)

Fortran, C

| 621.wrf_s(base) 627.cam4_s(base) 628.pop2_s(base) |

Intel (R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel (R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

**C benchmarks:**
```
icc -m64 -std=c11
```

**Fortran benchmarks:**
```
ifort -m64
```

**Benchmarks using both Fortran and C:**
```
ifort -m64 icc -m64 -std=c11
```

**Benchmarks using Fortran, C, and C++:**
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

- 603.bwaves_s: -DSPEC_LP64
- 607.cactusBSSN_s: -DSPEC_LP64
- 619.lbm_s: -DSPEC_LP64
- 621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
- 627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
- 628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian -assume byterecl
- 638.imagick_s: -DSPEC_LP64
- 644.nab_s: -DSPEC_LP64
- 649.fotonik3d_s: -DSPEC_LP64
- 654.roms_s: -DSPEC_LP64
**SPEC CPU®2017 Floating Point Speed Result**

**Lenovo Global Technology**

ThinkSystem SR850
(2.10 GHz, Intel Xeon Gold 6252)

**SPECspeed®2017_fp_base = 207**

**SPECspeed®2017_fp_peak = Not Run**

<table>
<thead>
<tr>
<th>CPU2017 License: 9017</th>
<th>Test Date: Nov-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Lenovo Global Technology</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Lenovo Global Technology</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

**Base Optimization Flags**

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benignarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benignarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.html

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-07 06:11:12-0500.