## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

<table>
<thead>
<tr>
<th>Test Sponsor:</th>
<th>Cisco Systems</th>
<th>Hardware Availability:</th>
<th>Apr-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

### SPEC CPU 2017 Floating Point Speed Result

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed\textsuperscript{2017_fp_base}</th>
<th>SPECspeed\textsuperscript{2017_fp_peak}</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>72</td>
<td>184</td>
<td>184</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.ibm_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>72</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 6240Y
- **Max MHz:** 3900
- **Nominal:** 2600
- **Enabled:** 72 cores, 4 chips
- **Orderable:** 2.4 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 24.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 4.0.3 released Mar-2019
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None
- **Power Management:** --
## SPEC CPU®2017 Floating Point Speed Result

**Cisco Systems**  
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

### SPECspeed®2017_fp_base = 184  
SPECspeed®2017_fp_peak = 184

**CPU2017 License:** 9019  
**Test Date:** Nov-2019  
**Test Sponsor:** Cisco Systems  
**Hardware Availability:** Apr-2019  
**Tested by:** Cisco Systems  
**Software Availability:** May-2019

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>72</td>
<td>67.0</td>
<td>881</td>
<td>66.8</td>
<td>884</td>
<td>67.1</td>
<td>879</td>
<td>72</td>
<td>67.3</td>
<td>877</td>
<td>69.6</td>
<td>848</td>
<td>66.9</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>72</td>
<td>78.5</td>
<td>212</td>
<td>78.5</td>
<td>212</td>
<td>78.7</td>
<td>212</td>
<td>72</td>
<td>78.8</td>
<td>212</td>
<td>78.9</td>
<td>211</td>
<td>79.0</td>
</tr>
<tr>
<td>619.ibm_s</td>
<td>72</td>
<td>38.8</td>
<td>135</td>
<td>38.2</td>
<td>137</td>
<td>35.5</td>
<td>148</td>
<td>72</td>
<td>37.2</td>
<td>141</td>
<td>36.7</td>
<td>143</td>
<td>35.4</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>72</td>
<td>94.7</td>
<td>140</td>
<td>94.3</td>
<td>140</td>
<td>95.1</td>
<td>139</td>
<td>72</td>
<td>95.2</td>
<td>139</td>
<td>95.6</td>
<td>138</td>
<td>95.7</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>72</td>
<td>61.3</td>
<td>145</td>
<td>61.6</td>
<td>144</td>
<td>61.9</td>
<td>143</td>
<td>72</td>
<td>61.6</td>
<td>144</td>
<td>62.0</td>
<td>143</td>
<td>62.0</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>72</td>
<td>251</td>
<td>47.3</td>
<td>279</td>
<td>42.6</td>
<td>258</td>
<td>45.9</td>
<td>72</td>
<td>243</td>
<td>49.0</td>
<td>242</td>
<td>49.0</td>
<td>253</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>72</td>
<td>70.0</td>
<td>206</td>
<td>70.0</td>
<td>206</td>
<td>70.4</td>
<td>205</td>
<td>72</td>
<td>73.5</td>
<td>196</td>
<td>70.2</td>
<td>206</td>
<td>75.1</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>72</td>
<td>45.9</td>
<td>381</td>
<td>45.9</td>
<td>381</td>
<td>45.9</td>
<td>381</td>
<td>72</td>
<td>45.9</td>
<td>381</td>
<td>45.9</td>
<td>381</td>
<td>45.9</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>72</td>
<td>87.0</td>
<td>105</td>
<td>85.2</td>
<td>107</td>
<td>86.8</td>
<td>105</td>
<td>72</td>
<td>86.7</td>
<td>105</td>
<td>86.2</td>
<td>106</td>
<td>87.5</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>72</td>
<td>70.1</td>
<td>225</td>
<td>70.2</td>
<td>224</td>
<td>71.5</td>
<td>220</td>
<td>72</td>
<td>72.6</td>
<td>217</td>
<td>73.4</td>
<td>215</td>
<td>71.7</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:

- KMP_AFFINITY = "granularity=fine,compact"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
- OMP_STACKSIZE = "192M"

### General Notes

Binaries compiled on a system with 1x Intel Core i9-799X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 184
SPECspeed®2017_fp_peak = 184

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edbele6e46a485a0011
running on linux-9yc8 Thu Nov 21 14:00:41 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6240C CPU @ 2.60GHz
  4 "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 18
  physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 2: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 3: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 72
On-line CPU(s) list: 0-71
Thread(s) per core: 1
Core(s) per socket: 18
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6240C CPU @ 2.60GHz
Stepping: 6
CPU MHz: 2600.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 5200.00

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 184
SPECspeed®2017_fp_peak = 184

Test Date: Nov-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-17
NUMA node1 CPU(s): 18-35
NUMA node2 CPU(s): 36-53
NUMA node3 CPU(s): 54-71
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single mba tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cmp mpx rt _a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_popcnt cqm_mbb_base cqm_mmb_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_ept hwp_pkg_req pku ospke avx512_vni cqm_tsc arch_capabilities ssbd

/proc/cpuinfo cache data
  cache size : 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 4 nodes (0-3)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
  node 0 size: 385626 MB
  node 0 free: 384986 MB
  node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
  node 1 size: 387058 MB
  node 1 free: 386814 MB
  node 2 cpus: 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
  node 2 size: 387029 MB
  node 2 free: 379906 MB
  node 3 cpus: 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
  node 3 size: 387055 MB
  node 3 free: 386721 MB
  node distances:
    node 0 1 2 3
    0: 10 21 21 21
    1: 21 10 21 21
    2: 21 21 10 21
    3: 21 21 21 10

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 184
SPECspeed®2017_fp_peak = 184

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

From /proc/meminfo
MemTotal: 1583891824 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*
    os-release:
        NAME="SLES"
        VERSION="15"
        VERSION_ID="15"
        PRETTY_NAME="SUSE Linux Enterprise Server 15"
        ID="sles"
        ID_LIKE="suse"
        ANSI_COLOR="0;32"
        CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
    Linux linux-9yc8 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Nov 21 08:50

SPEC is set to: /home/cpu2017
    Filesystem Type Size Used Avail Use% Mounted on
    /dev/sda1 xfs 280G 47G 234G 17% /

From /sys/devices/virtual/dmi/id
    BIOS: Cisco Systems, Inc. C480M5.4.0.3.32.0301190121 03/01/2019
    Vendor: Cisco
    Product: UCSC-C480-M5
    Serial: FCH2238W00E

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

**SPEC CPU®2017 Floating Point Speed Result**

**SPECspeed®2017_fp_base = 184**

**SPECspeed®2017_fp_peak = 184**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Test Date:** Nov-2019

**Tested by:** Cisco Systems

**Software Availability:** May-2019

---

**Platform Notes (Continued)**

Memory:
48x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

The marketing name for the processor in this result, which appears in the CPU name and hardware model areas, is different from sysinfo because a pre-production processor was used. The pre-production processor differs from the production processor in name only.

---

**Compiler Version Notes**

```
C                  | 619.lbm_s(base, peak) 638.imagick_s(base, peak)  
                   | 644.nab_s(base, peak)  

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  

C++, C, Fortran     | 607.cactuBSSN_s(base, peak)  

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, 
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, 
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  

Fortran             | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)  
654.roms_s(base, peak)  

Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  

Fortran, C          | 621.wrf_s(base, peak) 627.cam4_s(base, peak)  
628.pop2_s(base, peak)  

(Continued on next page)
```
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 184
SPECspeed®2017_fp_peak = 184

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Nov-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
  icc -m64 -std=c11

Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
  icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
   -assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
 -xCORE-AVX512 -ipo -03 -no-prec-div -qopt-prefetch
 -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

(Continued on next page)
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

SPECspeed®2017_fp_base = 184
SPECspeed®2017_fp_peak = 184

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Hardware Availability: Apr-2019
Test Date: Nov-2019
Tested by: Cisco Systems
Software Availability: May-2019

Base Optimization Flags (Continued)

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

(Continued on next page)
Peak Optimization Flags (Continued)

Fortran benchmarks:

603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

649.fotonik3d_s: Same as 603.bwaves_s

654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:

621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Gold 6240Y, 2.60GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base = 184</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak = 184</td>
</tr>
</tbody>
</table>

Test Date: Nov-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-21 17:00:41-0500.
Report generated on 2019-12-10 14:59:48 by CPU2017 PDF formatter v6255.
Originally published on 2019-12-10.