## SPEC CPU®2017 Integer Rate Result

**Inspur Corporation**  
Inspur NF5180M5 (Intel Xeon Silver 4210R)  

<table>
<thead>
<tr>
<th>Test Date:</th>
<th>Jan-2020</th>
<th>Hardware Availability:</th>
<th>Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Inspur Corporation</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Inspur Corporation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU2017 License:</td>
<td>3358</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SPECrate®2017_int_base = 99.9**  

**SPECrate®2017_int_peak = 104**

### Performance Results

<table>
<thead>
<tr>
<th>Program</th>
<th>Copies</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>40</td>
<td>87.0</td>
<td>87.0</td>
</tr>
<tr>
<td>gcc_r</td>
<td>40</td>
<td>92.5</td>
<td>92.5</td>
</tr>
<tr>
<td>mcf_r</td>
<td>40</td>
<td>67.6</td>
<td>133</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>40</td>
<td>67.4</td>
<td>133</td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>40</td>
<td>111</td>
<td>133</td>
</tr>
<tr>
<td>x264_r</td>
<td>40</td>
<td>133</td>
<td>209</td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>40</td>
<td>81.6</td>
<td>209</td>
</tr>
<tr>
<td>leela_r</td>
<td>40</td>
<td>74.5</td>
<td>196</td>
</tr>
<tr>
<td>exchange2_r</td>
<td>40</td>
<td>196</td>
<td>196</td>
</tr>
<tr>
<td>xz_r</td>
<td>40</td>
<td>66.3</td>
<td>66.3</td>
</tr>
</tbody>
</table>

#### Hardware

- **CPU Name:** Intel Xeon Silver 4210R  
- **Max MHz:** 3200  
- **Nominal:** 2400  
- **Enabled:** 20 cores, 2 chips, 2 threads/core  
- **Orderable:** 1.2 chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **L2:** 1 MB I+D on chip per core  
- **L3:** 13.75 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)  
- **Storage:** 1 x 1 TB SATA SSD  
- **Other:** None

#### Software

- **OS:** SUSE Linux Enterprise Server 12 SP4 4.12.14-94.41-default  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux  
- **Parallel:** No  
- **Firmware:** Version 4.1.5 released May-2019  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 32/64-bit  
- **Other:** Jemalloc memory allocator V5.0.1  
- **Power Management:** BIOS and OS set to prefer performance at the cost of additional power usage
## RESULTS

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>40</td>
<td>838</td>
<td>76.0</td>
<td>844</td>
<td>75.4</td>
<td>839</td>
<td>75.9</td>
</tr>
<tr>
<td>gcc_r</td>
<td>40</td>
<td>696</td>
<td>81.4</td>
<td>702</td>
<td>80.7</td>
<td>702</td>
<td>80.6</td>
</tr>
<tr>
<td>mcf_r</td>
<td>40</td>
<td>488</td>
<td>133</td>
<td>486</td>
<td>133</td>
<td>488</td>
<td>132</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>40</td>
<td>790</td>
<td>66.5</td>
<td>775</td>
<td>67.7</td>
<td>776</td>
<td>67.6</td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>40</td>
<td>382</td>
<td>111</td>
<td>383</td>
<td>110</td>
<td>382</td>
<td>111</td>
</tr>
<tr>
<td>x264_r</td>
<td>40</td>
<td>534</td>
<td>196</td>
<td>535</td>
<td>196</td>
<td>534</td>
<td>196</td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>40</td>
<td>562</td>
<td>81.6</td>
<td>562</td>
<td>81.6</td>
<td>562</td>
<td>81.6</td>
</tr>
<tr>
<td>leela_r</td>
<td>40</td>
<td>898</td>
<td>73.8</td>
<td>898</td>
<td>73.8</td>
<td>898</td>
<td>73.8</td>
</tr>
<tr>
<td>exchange2_r</td>
<td>40</td>
<td>534</td>
<td>196</td>
<td>535</td>
<td>196</td>
<td>534</td>
<td>196</td>
</tr>
<tr>
<td>xz_r</td>
<td>40</td>
<td>652</td>
<td>66.3</td>
<td>652</td>
<td>66.3</td>
<td>653</td>
<td>66.2</td>
</tr>
</tbody>
</table>

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = 
"/home/CPU2017/lib/intel64:/home/CPU2017/lib/ia32:/home/CPU2017/je5.0.1-32"
```

### General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
umactl --interleave=all runcpu <etc>
```

---

(Continued on next page)
**SPEC CPU®2017 Integer Rate Result**

**Inspur Corporation**

**Inspur NF5180M5 (Intel Xeon Silver 4210R)**

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>3358</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Inspur Corporation</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Inspur Corporation</td>
</tr>
<tr>
<td>SPECrate®2017_int_base</td>
<td>99.9</td>
</tr>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>104</td>
</tr>
</tbody>
</table>

**General Notes (Continued)**

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.


**Platform Notes**

BIOS and OS configuration:
SCALING_GOVERNOR set to Performance
Hardware Prefetch set to Disable
VT Support set to Disable
C1E Support set to Disable
IMC (Integrated memory controller) Interleaving set to 1-way
Sub NUMA Cluster (SNC) set to Enable

Sysinfo program /home/CPU2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7ed1b1e6e46a485a0011
running on linux-szuo Wed Jan 22 02:14:17 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
  2 "physical id"s (chips)
  40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 10
  siblings : 20
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
  Architecture: x86_64
  CPU op-mode(s): 32-bit, 64-bit

(Continued on next page)
Platform Notes (Continued)

Byte Order: Little Endian
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
CPU max MHz: 2400.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtrr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm ablahf_lm abmovbe stibp tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ertms invpcid rtm cmpxmp rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
dtherm arat pln pts pku ospke avx512_vnni flush_l1d arch_capabilities

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 386503 MB
node 0 free: 385970 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
node 1 size: 386817 MB
node 1 free: 386077 MB

(Continued on next page)
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4210R)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 99.9

SPECrate®2017_int_peak = 104

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Test Date: Jan-2020
Hardware Availability: Feb-2020
Tested by: Inspur Corporation
Software Availability: May-2019

Platform Notes (Continued)

node distances:
node  0  1
  0: 10  21
  1: 21  10

From /proc/meminfo
MemTotal:       791881092 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP4

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 4
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP4"
    VERSION_ID="12.4"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp4"

uname -a:
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jan 22 02:13 last=5

SPEC is set to: /home/CPU2017

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Inspur Corporation
Inspur NF5180M5 (Intel Xeon Silver 4210R)

SPECrate®2017_int_base = 99.9
SPECrate®2017_int_peak = 104

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jan-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda11     xfs   882G   57G  825G   7% /home

From /sys/devices/virtual/dmi/id
BIOS:    American Megatrends Inc. 4.1.5 05/21/2019
Vendor:  Inspur
Product: NF5280M5
Serial:  219247003

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
   24x Samsung M393A4K40CB2-CTD 32 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

(Continued on next page)
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4210R)

SPEC CPU®2017 Integer Rate Result

SPECrace®2017_int_base = 99.9
SPECrace®2017_int_peak = 104

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jan-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Compiler Version Notes (Continued)

C

| 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) |
| 525.x264_r(base, peak) 557.xz_r(base, peak) |

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

C++

| 523.xalancbmk_r(peak) |

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

C++

| 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) |
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak) |

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

C++

| 523.xalancbmk_r(peak) |

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

C++

| 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) |
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak) |

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

Fortran

| 548.exchange2_r(base, peak) |

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416

(Continued on next page)
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4210R)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Inspur Corporation

SPECrate®2017_int_base = 99.9

SPECrate®2017_int_peak = 104

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Jan-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

C++ benchmarks:
-W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Inspur Corporation
Inspur NF5180M5 (Intel Xeon Silver 4210R)

SPECrate®2017_int_base = 99.9
SPECrate®2017_int_peak = 104

<table>
<thead>
<tr>
<th>CPU2017 License: 3358</th>
<th>Test Sponsor: Inspur Corporation</th>
<th>Test Date: Jan-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tested by: Inspur Corporation</td>
<td>Hardware Availability: Feb-2020</td>
<td></td>
</tr>
<tr>
<td>Software Availability: May-2019</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Base Optimization Flags (Continued)

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11

C++ benchmarks (except as noted below):
icpc -m64
523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

Fortran benchmarks:
ifort -m64

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4

(Continued on next page)
### SPEC CPU®2017 Integer Rate Result

**Inspur Corporation**

**Inspur NF5180M5 (Intel Xeon Silver 4210R)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>99.9</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>104</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>3358</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Inspur Corporation</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Inspur Corporation</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Jan-2020</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Feb-2020</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

#### Peak Optimization Flags (Continued)

500.perlbench_r (continued):
- `-fno-strict-overflow`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `lqkmalloc`

502.gcc_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo`
- `CORE-AVX512` `-O3` `-no-prec-div` `-qopt-mem-layout-trans=4`
- `-L/usr/local/je5.0.1-32/lib -ljemalloc`

505.mcf_r: `-Wl,-z,muldefs -CORE-AVX512` `-O3` `-no-prec-div`
- `-qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `lqkmalloc`

525.x264_r: `-Wl,-z,muldefs -CORE-AVX512` `-ipo` `-O3` `-no-prec-div`
- `-qopt-mem-layout-trans=4` `-fno-alias`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `lqkmalloc`

557.xz_r: Same as 505.mcf_r

#### C++ benchmarks:

520.omnetpp_r: `-Wl,-z,muldefs -CORE-AVX512` `-ipo` `-O3` `-no-prec-div`
- `-qopt-mem-layout-trans=4`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `lqkmalloc`

523.xalancbmk_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo`
- `CORE-AVX512` `-O3` `-no-prec-div` `-qopt-mem-layout-trans=4`
- `-L/usr/local/je5.0.1-32/lib -ljemalloc`

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

#### Fortran benchmarks:

- `-Wl,-z,muldefs -CORE-AVX512` `-ipo` `-O3` `-no-prec-div`
- `-qopt-mem-layout-trans=4` `-nostandard-realloc-lhs -align array32byte`
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64`
- `lqkmalloc`

The flags files that were used to format this result can be browsed at

- [http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.5-CAS.html](http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.5-CAS.html)
**SPEC CPU®2017 Integer Rate Result**

**Inspur Corporation**

**Inspur NF5180M5 (Intel Xeon Silver 4210R)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>99.9</td>
<td>104</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358  
**Test Sponsor:** Inspur Corporation  
**Tested by:** Inspur Corporation  
**Test Date:** Jan-2020  
**Hardware Availability:** Feb-2020  
**Software Availability:** May-2019

You can also download the XML flags sources by saving the following links:

- [http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.5-CAS.xml](http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.5-CAS.xml)

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-01-22 02:14:16-0500.  
Report generated on 2020-03-10 19:29:12 by CPU2017 PDF formatter v6255.  
Originally published on 2020-03-09.