**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)  
DIT400TR-48RL  
(2.50 GHz, Intel Xeon Silver 4215)  

**SPEC CPU®2017 Integer Rate Result**

<table>
<thead>
<tr>
<th>SpecTest</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_base</td>
<td>98.8</td>
</tr>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>102</td>
</tr>
</tbody>
</table>

**CPU2017 License**: 006042  
**Test Sponsor**: Netweb Pte Ltd  
**Test Date**: Feb-2020  
**Hardware Availability**: Sep-2019  
**Software Availability**: Aug-2019

**Hardware**

<table>
<thead>
<tr>
<th>Component</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU Name</td>
<td>Intel Xeon Silver 4215</td>
</tr>
<tr>
<td>Max MHz</td>
<td>3500</td>
</tr>
<tr>
<td>Nominal</td>
<td>2500</td>
</tr>
<tr>
<td>Enabled</td>
<td>16 cores, 2 chips, 2 threads/core</td>
</tr>
<tr>
<td>Orderable</td>
<td>1, 2 (chip)</td>
</tr>
<tr>
<td>Cache L1</td>
<td>32 KB I + 32 KB D on chip per core</td>
</tr>
<tr>
<td>L2</td>
<td>1 MB I+D on chip per core</td>
</tr>
<tr>
<td>L3</td>
<td>11 MB I+D on chip per chip</td>
</tr>
<tr>
<td>Other</td>
<td>None</td>
</tr>
<tr>
<td>Memory</td>
<td>384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)</td>
</tr>
<tr>
<td>Storage</td>
<td>1 x 480 GB SSD</td>
</tr>
<tr>
<td>Other</td>
<td>None</td>
</tr>
</tbody>
</table>

**Software**

<table>
<thead>
<tr>
<th>Component</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>OS</td>
<td>CentOS Linux release 7.7.1908 (Core) 3.10.0-1062.el7.x86_64</td>
</tr>
<tr>
<td>Compiler</td>
<td>C/C++: Version 19.0.4.243 of Intel C/C++ Compiler Build 20190416 for Linux; Fortran: Version 19.0.4.243 of Intel Fortran Compiler Build 20190416 for Linux</td>
</tr>
<tr>
<td>Parallel</td>
<td>No</td>
</tr>
<tr>
<td>Firmware</td>
<td>Version V8.101 released Aug-2019</td>
</tr>
<tr>
<td>File System</td>
<td>xfs</td>
</tr>
<tr>
<td>System State</td>
<td>Run level 3 (multi-user)</td>
</tr>
<tr>
<td>Base Pointers</td>
<td>64-bit</td>
</tr>
<tr>
<td>Peak Pointers</td>
<td>32/64-bit</td>
</tr>
<tr>
<td>Other</td>
<td>jemalloc memory allocator V5.0.1</td>
</tr>
<tr>
<td>Power Management</td>
<td>Default</td>
</tr>
</tbody>
</table>
## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>32</td>
<td>680</td>
<td>74.9</td>
<td>682</td>
<td>74.6</td>
<td>683</td>
<td>74.6</td>
<td>32</td>
<td>595</td>
<td>85.7</td>
<td>597</td>
<td>85.3</td>
<td>596</td>
<td>85.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>32</td>
<td>552</td>
<td>82.1</td>
<td>554</td>
<td>81.8</td>
<td>557</td>
<td>81.4</td>
<td>32</td>
<td>498</td>
<td>91.0</td>
<td>497</td>
<td>91.2</td>
<td>496</td>
<td>91.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>32</td>
<td>384</td>
<td>135</td>
<td>386</td>
<td>134</td>
<td>383</td>
<td>135</td>
<td>32</td>
<td>384</td>
<td>135</td>
<td>385</td>
<td>134</td>
<td>388</td>
<td>133</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>32</td>
<td>647</td>
<td>64.9</td>
<td>648</td>
<td>64.8</td>
<td>648</td>
<td>64.8</td>
<td>32</td>
<td>646</td>
<td>65.0</td>
<td>647</td>
<td>64.8</td>
<td>649</td>
<td>64.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>32</td>
<td>289</td>
<td>117</td>
<td>288</td>
<td>117</td>
<td>288</td>
<td>117</td>
<td>32</td>
<td>274</td>
<td>123</td>
<td>272</td>
<td>124</td>
<td>273</td>
<td>124</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>525.x264_r</td>
<td>32</td>
<td>301</td>
<td>186</td>
<td>299</td>
<td>188</td>
<td>303</td>
<td>185</td>
<td>32</td>
<td>290</td>
<td>193</td>
<td>288</td>
<td>194</td>
<td>288</td>
<td>195</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>32</td>
<td>452</td>
<td>81.1</td>
<td>452</td>
<td>81.1</td>
<td>453</td>
<td>81.0</td>
<td>32</td>
<td>452</td>
<td>81.1</td>
<td>452</td>
<td>81.1</td>
<td>452</td>
<td>81.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>541.leela_r</td>
<td>32</td>
<td>719</td>
<td>73.7</td>
<td>708</td>
<td>74.9</td>
<td>719</td>
<td>73.7</td>
<td>32</td>
<td>719</td>
<td>73.7</td>
<td>719</td>
<td>73.7</td>
<td>719</td>
<td>73.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>32</td>
<td>427</td>
<td>196</td>
<td>429</td>
<td>195</td>
<td>430</td>
<td>195</td>
<td>32</td>
<td>428</td>
<td>196</td>
<td>428</td>
<td>196</td>
<td>428</td>
<td>196</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>557.xz_r</td>
<td>32</td>
<td>541</td>
<td>63.9</td>
<td>540</td>
<td>64.0</td>
<td>540</td>
<td>63.9</td>
<td>32</td>
<td>541</td>
<td>63.9</td>
<td>541</td>
<td>63.9</td>
<td>542</td>
<td>63.8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SPECrate®2017_int_base = 98.8**

**SPECrate®2017_int_peak = 102**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = 
"/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
```

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3 > /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-48RL
(2.50 GHz, Intel Xeon Silver 4215)

SPECrate®2017_int_base = 98.8
SPECrate®2017_int_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Netweb

General Notes (Continued)

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edeb1e6e46a485a0011
running on NODE8 Sun Feb 9 14:57:41 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz
    2 "physical id"s (chips)
    32 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 8
  siblings : 16
    physical 0: cores 0 1 2 3 4 5 6 7
    physical 1: cores 0 1 2 3 4 5 6 7

From lscpu:
  Architecture: x86_64
  CPU op-mode(s): 32-bit, 64-bit
  Byte Order: Little Endian
  CPU(s): 32
  On-line CPU(s) list: 0-31
  Thread(s) per core: 2
  Core(s) per socket: 8
  Socket(s): 2
  NUMA node(s): 2
  Vendor ID: GenuineIntel
  CPU family: 6
  Model: 85
  Model name: Intel(R) Xeon(R) Silver 4215 CPU @ 2.50GHz

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-48RL
(2.50 GHz, Intel Xeon Silver 4215)

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrater®2017_int_base = 98.8
SPECrater®2017_int_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Netweb

Test Date: Feb-2020
Hardware Availability: Sep-2019
Software Availability: Aug-2019

Platform Notes (Continued)

Stepping: 7
CPU MHz: 1000.061
CPU max MHz: 3500.0000
CPU min MHz: 1000.0000
BogoMIPS: 5000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 11264K
NUMA node0 CPU(s): 0-7,16-23
NUMA node1 CPU(s): 8-15,24-31
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3nowprefetch epb cat_l3 cdp_l3 intel_pinn
intel_pt ssbd mba ibrs ibpb ibrs_enhanced tpr_shadow vmx flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ersed msix scrwin rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt
xsavec xgetbv1 cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local dtherm ida arat pln
pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni md_clear spec_ctrl
intel_stibp flush_l1d arch_capabilities

From /proc/cpuinfo cache data
  cache size : 11264 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23
  node 0 size: 195228 MB
  node 0 free: 190495 MB
  node 1 cpus: 8 9 10 11 12 13 14 15 24 25 26 27 28 29 30 31
  node 1 size: 196608 MB
  node 1 free: 192035 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal: 394865112 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-48RL
(2.50 GHz, Intel Xeon Silver 4215)

SPECRate®2017_int_base = 98.8
SPECRate®2017_int_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Netweb

Platform Notes (Continued)

From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 7.7.1908 (Core)
centos-release-upstream: Derived from Red Hat Enterprise Linux 7.7 (Source)

os-release:
   NAME="CentOS Linux"
   VERSION="7 (Core)"
   ID="centos"
   ID_LIKE="rhel fedora"
   VERSION_ID="7"
   PRETTY_NAME="CentOS Linux 7 (Core)"
   ANSI_COLOR="0;31"
   CPE_NAME="cpe:/o:centos:centos:7"

redhat-release: CentOS Linux release 7.7.1908 (Core)
system-release: CentOS Linux release 7.7.1908 (Core)
system-release-cpe: cpe:/o:centos:centos:7

uname -a:
Linux NODE8 3.10.0-1062.el7.x86_64 #1 SMP Wed Aug 7 18:08:02 UTC 2019 x86_64 x86_64
x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: Load fences, __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Full retpoline, IBPB

run-level 3 Feb 9 14:46
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/centos-home xfs 392G 122G 271G 31% /home

From /sys/devices/virtual/dmi/id
BIOS: American Megatrends Inc. V8.101 08/02/2019
Vendor: Tyrone Systems
Product: DIT400TR-48RL
Serial: empty

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

(Continued on next page)
**SPEC CPU®2017 Integer Rate Result**

**Tyrone Systems**  
(Test Sponsor: Netweb Pte Ltd)

**DIT400TR-48RL**  
(2.50 GHz, Intel Xeon Silver 4215)

<table>
<thead>
<tr>
<th>CPU2017 License: 006042</th>
<th>Test Date: Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Netweb Pte Ltd</td>
<td>Hardware Availability: Sep-2019</td>
</tr>
<tr>
<td>Tested by: Netweb</td>
<td>Software Availability: Aug-2019</td>
</tr>
</tbody>
</table>

**SPECrate®2017_int_base = 98.8**  
**SPECrate®2017_int_peak = 102**

---

**Platform Notes (Continued)**

(End of data from sysinfo program)

---

**Compiler Version Notes**

```
-----------------------------------------------
C     | 502.gcc_r(peak)
-----------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

-----------------------------------------------------------------------------------------------------
C     | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
     | 525.x264_r(base, peak) 557.xz_r(base, peak)
-----------------------------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.
-----------------------------------------------------------------------------------------------------
```

(Continued on next page)
Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
==============================================================================

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

==============================================================================
C++     | 523.xalancbmk_r(peak)
==============================================================================

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
==============================================================================

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.243 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
icpc: NOTE: The evaluation period for this product ends on 2-nov-2019 UTC.

==============================================================================
Fortran | 548.exchange2_r(base, peak)
==============================================================================
### SPEC CPU®2017 Integer Rate Result

**Tyrone Systems**
(Netweb Pte Ltd)

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

---

**CPU2017 License:** 006042

**Test Sponsor:** Netweb Pte Ltd

**Tested by:** Netweb

---

**DIT400TR-48RL**

(2.50 GHz, Intel Xeon Silver 4215)

---

**Test Date:** Feb-2020

**Test Sponsor:** Netweb Pte Ltd

**Hardware Availability:** Sep-2019

**Software Availability:** Aug-2019

---

**SPECrate®2017_int_base = 98.8**

**SPECrate®2017_int_peak = 102**

---

## Base Compiler Invocation

**C benchmarks:**

```bash
icc -m64 -std=c11
```

**C++ benchmarks:**

```bash
icpc -m64
```

**Fortran benchmarks:**

```bash
ifort -m64
```

## Base Portability Flags

```bash
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

**C benchmarks:**

```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64 -lqkmalloc
```

**C++ benchmarks:**

```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64 -lqkmalloc
```

**Fortran benchmarks:**

```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64 -lqkmalloc
```
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
DIT400TR-48RL
(2.50 GHz, Intel Xeon Silver 4215)

SPECRate®2017_int_base = 98.8
SPECRate®2017_int_peak = 102

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Netweb

Test Date: Feb-2020
Hardware Availability: Sep-2019
Software Availability: Aug-2019

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11


C++ benchmarks (except as noted below):
icpc -m64

523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/ia32_lin

Fortran benchmarks:
ifort -m64

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-1qkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -1jemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4

(Continued on next page)
**Peak Optimization Flags (Continued)**

505.mcf_r (continued):
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.243/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at:
http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/TyroneIT-Platform-Settings-V1-CLX-revA.xml
<table>
<thead>
<tr>
<th>SPEC CPU®2017 Integer Rate Result</th>
</tr>
</thead>
</table>

Tyrone Systems  
(Test Sponsor: Netweb Pte Ltd)  
DIT400TR-48RL  
(2.50 GHz, Intel Xeon Silver 4215)  

<table>
<thead>
<tr>
<th>CPU2017 License: 006042</th>
<th>Test Date: Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Netweb Pte Ltd</td>
<td>Hardware Availability: Sep-2019</td>
</tr>
<tr>
<td>Tested by: Netweb</td>
<td>Software Availability: Aug-2019</td>
</tr>
</tbody>
</table>

SPECrate®2017_int_base = 98.8  
SPECrate®2017_int_peak = 102

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-09 14:57:41-0500.  
Report generated on 2020-03-17 16:11:42 by CPU2017 PDF formatter v6255.  
Originally published on 2020-03-17.