Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>234</td>
<td>238</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

CPU Name: Intel Xeon Gold 5220R
Max MHz: 4000
Nominal: 2200
Enabled: 48 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 35.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666)
Storage: 1 x 960 GB SSD SAS
Other: None

Hardware

Software

OS: SUSE Linux Enterprise Server 15 (x86_64)
4.12.14-23-default
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++
Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran
Compiler for Linux
Parallel: No
Firmware: Version 4.0.4j released Aug-2019
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: BIOS set to prefer performance at the cost of additional power usage

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base (234)</th>
<th>SPECrate®2017_fp_peak (238)</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r 96</td>
<td>503.bwaves_r 96</td>
</tr>
<tr>
<td>200</td>
<td>200</td>
</tr>
<tr>
<td>507.cactuBSSN_r 96</td>
<td>507.cactuBSSN_r 96</td>
</tr>
<tr>
<td>200</td>
<td>200</td>
</tr>
<tr>
<td>508.namd_r 96</td>
<td>508.namd_r 96</td>
</tr>
<tr>
<td>203</td>
<td>203</td>
</tr>
<tr>
<td>510.parest_r 96</td>
<td>510.parest_r 96</td>
</tr>
<tr>
<td>122</td>
<td>122</td>
</tr>
<tr>
<td>511.povray_r 96</td>
<td>511.povray_r 96</td>
</tr>
<tr>
<td>292</td>
<td>292</td>
</tr>
<tr>
<td>519.lbm_r 96</td>
<td>519.lbm_r 96</td>
</tr>
<tr>
<td>119</td>
<td>119</td>
</tr>
<tr>
<td>521.wrf_r 96</td>
<td>521.wrf_r 96</td>
</tr>
<tr>
<td>218</td>
<td>218</td>
</tr>
<tr>
<td>526.blender_r 96</td>
<td>526.blender_r 96</td>
</tr>
<tr>
<td>279</td>
<td>279</td>
</tr>
<tr>
<td>527.cam4_r 96</td>
<td>527.cam4_r 96</td>
</tr>
<tr>
<td>294</td>
<td>294</td>
</tr>
<tr>
<td>538.imagick_r 96</td>
<td>538.imagick_r 96</td>
</tr>
<tr>
<td>258</td>
<td>258</td>
</tr>
<tr>
<td>544.nab_r 96</td>
<td>544.nab_r 96</td>
</tr>
<tr>
<td>445</td>
<td>445</td>
</tr>
<tr>
<td>549.fotonik3d_r 96</td>
<td>549.fotonik3d_r 96</td>
</tr>
<tr>
<td>156</td>
<td>156</td>
</tr>
<tr>
<td>554.roms_r 96</td>
<td>554.roms_r 96</td>
</tr>
<tr>
<td>96.6</td>
<td>96.6</td>
</tr>
</tbody>
</table>
**SPEC CPU®2017 Floating Point Rate Result**

**Cisco Systems**
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

---

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Feb-2020  
**Hardware Availability:** Feb-2020  
**Software Availability:** May-2019

---

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>96</td>
<td>1948</td>
<td>494</td>
<td>1948</td>
<td>494</td>
<td>1948</td>
<td>494</td>
<td>96</td>
<td>1949</td>
<td>494</td>
<td>1947</td>
<td>494</td>
<td>1948</td>
<td>494</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>96</td>
<td>607</td>
<td>200</td>
<td>608</td>
<td>200</td>
<td>607</td>
<td>200</td>
<td>96</td>
<td>607</td>
<td>200</td>
<td>607</td>
<td>200</td>
<td>608</td>
<td>200</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>96</td>
<td>452</td>
<td>202</td>
<td>454</td>
<td>201</td>
<td>453</td>
<td>201</td>
<td>96</td>
<td>449</td>
<td>203</td>
<td>449</td>
<td>203</td>
<td>447</td>
<td>204</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>96</td>
<td>2069</td>
<td>121</td>
<td><strong>2059</strong></td>
<td><strong>122</strong></td>
<td><strong>2047</strong></td>
<td>123</td>
<td>96</td>
<td>2043</td>
<td>122</td>
<td><strong>2056</strong></td>
<td><strong>122</strong></td>
<td>2075</td>
<td>121</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>96</td>
<td>772</td>
<td>290</td>
<td>768</td>
<td>292</td>
<td>766</td>
<td>293</td>
<td>96</td>
<td>647</td>
<td>346</td>
<td>649</td>
<td>345</td>
<td>645</td>
<td>347</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>96</td>
<td>853</td>
<td>119</td>
<td><strong>853</strong></td>
<td><strong>119</strong></td>
<td><strong>853</strong></td>
<td>119</td>
<td>96</td>
<td>853</td>
<td>119</td>
<td><strong>853</strong></td>
<td><strong>119</strong></td>
<td>853</td>
<td>119</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>96</td>
<td>980</td>
<td>219</td>
<td><strong>989</strong></td>
<td><strong>218</strong></td>
<td><strong>989</strong></td>
<td>218</td>
<td>96</td>
<td>976</td>
<td>220</td>
<td><strong>974</strong></td>
<td><strong>221</strong></td>
<td>961</td>
<td>224</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>96</td>
<td>524</td>
<td><strong>279</strong></td>
<td>524</td>
<td>279</td>
<td>525</td>
<td>279</td>
<td>96</td>
<td>524</td>
<td>279</td>
<td>524</td>
<td>279</td>
<td>524</td>
<td>279</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>96</td>
<td>571</td>
<td><strong>294</strong></td>
<td>569</td>
<td>295</td>
<td>572</td>
<td>294</td>
<td>96</td>
<td>563</td>
<td>298</td>
<td>564</td>
<td>298</td>
<td>562</td>
<td>299</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>96</td>
<td>382</td>
<td>625</td>
<td>383</td>
<td>624</td>
<td><strong>382</strong></td>
<td><strong>624</strong></td>
<td>96</td>
<td>383</td>
<td>624</td>
<td>383</td>
<td>624</td>
<td>383</td>
<td>624</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>96</td>
<td>363</td>
<td>445</td>
<td>363</td>
<td>445</td>
<td><strong>363</strong></td>
<td><strong>445</strong></td>
<td>96</td>
<td>364</td>
<td>444</td>
<td><strong>363</strong></td>
<td><strong>445</strong></td>
<td>363</td>
<td>445</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>96</td>
<td>2391</td>
<td>156</td>
<td><strong>2391</strong></td>
<td><strong>156</strong></td>
<td><strong>2392</strong></td>
<td>156</td>
<td>96</td>
<td><strong>2390</strong></td>
<td><strong>157</strong></td>
<td>2389</td>
<td>157</td>
<td>2393</td>
<td>156</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>96</td>
<td>1578</td>
<td>96.7</td>
<td>1576</td>
<td>96.8</td>
<td>1584</td>
<td>96.3</td>
<td>96</td>
<td>1579</td>
<td>96.9</td>
<td>1581</td>
<td>96.5</td>
<td>1577</td>
<td>96.7</td>
</tr>
</tbody>
</table>

---

**SPECrate®2017_fp_base = 234**  
**SPECrate®2017_fp_peak = 238**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

---

**Submit Notes**

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

---

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

---

**Environment Variables Notes**

Environment variables set by runcpu before the start of the run:  
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

---

**General Notes**

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3 > /proc/sys/vm/drop_caches  
runcpu command invoked through numactl i.e.:

(Continued on next page)
General Notes (Continued)

numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7eddb1e6e46a485a0011
running on linux-dit3 Fri Feb 14 04:25:55 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5220R CPU @ 2.20GHz
  2 "physical id"s (chips)
  96 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 24
  siblings : 48
  physical 0: cores 0 1 2 3 4 5 6 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29
  physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 24 25 26 27 28 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 96
On-line CPU(s) list: 0-95
Thread(s) per core: 2
Core(s) per socket: 24
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel

(Continued on next page)
SPEC CPU®2017 Floating Point Rate Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrater®2017_fp_base = 234
SPECrater®2017_fp_peak = 238

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5220R CPU @ 2.20GHz
Stepping: 7
CPU MHz: 2200.000
CPU max MHz: 4000.0000
CPU min MHz: 1000.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-3, 7, 8, 12-14, 18-20, 48-51, 55, 56, 60-62, 66-68
NUMA node1 CPU(s): 4-6, 9-11, 15-17, 21-23, 52-54, 57-59, 63-65, 69-71
NUMA node2 CPU(s): 24-27, 31-33, 37-39, 43, 44, 72-75, 79-81, 85-87, 91, 92
NUMA node3 CPU(s): 28-30, 34-36, 40-42, 45-76, 78-84, 88-90, 93-95

Flags: fpu vme de pse tsc msr pae mce ccств l8t tm hlt tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdag fma cx16 xtpr pdcm pcd dca sse4_1 sse4_2 x2apic movbe popcnt

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

SPECrate®2017_fp_base = 234
SPECrate®2017_fp_peak = 238

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

node 3 free: 183757 MB
node distances:
node 0 1 2 3
0: 10 11 21 21
1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
MemTotal: 791192500 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-dit3 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitation
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Feb 13 19:20
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 btrfs 894G 49G 845G 6% /home

From /sys/devices/virtual/dmi/id
BIOS: Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

SPECrater®2017_fp_base = 234
SPECrater®2017_fp_peak = 238

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Feb-2020
CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Feb-2020

Platform Notes (Continued)

Vendor: Cisco Systems Inc
Product: UCSC-C240-M5L
Serial: WZP223909M5

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)

Compiler Version Notes

C
519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++
508.namd_r(base, peak) 510.parest_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C
511.povray_r(base, peak) 526.blender_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C, Fortran
507.cactuBSSN_r(base, peak)

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

SPECrate®2017_fp_base = 234
SPECrate®2017_fp_peak = 238

Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Compiler Version Notes (Continued)

Fortran, C

| 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base, peak) |

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)

**SPEC CPU®2017 Floating Point Rate Result**

| Copyright 2017-2020 Standard Performance Evaluation Corporation |

| SPECrate®2017_fp_base = 234 |

| SPECrate®2017_fp_peak = 238 |

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Feb-2020</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

Base Compiler Invocation (Continued)

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

**C benchmarks:**
```
-xCORE-AVX512 -ipo -03 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4
```

**C++ benchmarks:**
```
-xCORE-AVX512 -ipo -03 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4
```

**Fortran benchmarks:**
```
-xCORE-AVX512 -ipo -03 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

**Benchmarks using both Fortran and C:**
```
-xCORE-AVX512 -ipo -03 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

(Continued on next page)
## Base Optimization Flags (Continued)

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
   -nostandard-realloc-lhs -align array32byte

## Peak Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Benchmarks using both Fortran and C:
```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:
```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:
```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:
```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
   -qopt-mem-layout-trans=4
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 234</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 238</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Feb-2020  
Hardware Availability: Feb-2020  
Software Availability: May-2019

Peak Optimization Flags (Continued)

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

(Continued on next page)
Cisco Systems  
Cisco UCS C240 M5 (Intel Xeon Gold 5220R, 2.20GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 234</th>
<th>SPECrate®2017_fp_peak = 238</th>
</tr>
</thead>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Feb-2020  
Hardware Availability: Feb-2020  
Software Availability: May-2019

### Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-14 04:25:54-0500.  
Report generated on 2020-03-17 16:19:43 by CPU2017 PDF formatter v6255.  
Originally published on 2020-03-17.