## SPEC CPU®2017 Floating Point Speed Result

### Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

<table>
<thead>
<tr>
<th>Test Sponsor</th>
<th>Cisco Systems</th>
<th>Hardware Availability:</th>
<th>Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
<tr>
<td>CPU2017 License:</td>
<td>9019</td>
<td>Test Date:</td>
<td>Feb-2020</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Hardware Availability:** Feb-2020  
**Software Availability:** May-2019

### Threads

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base = 83.9</th>
<th>SPECspeed®2017_fp_peak = 84.2</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s 20</td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s 20</td>
<td></td>
</tr>
<tr>
<td>619.lbm_s 20</td>
<td></td>
</tr>
<tr>
<td>621.wrf_s 20</td>
<td></td>
</tr>
<tr>
<td>627.cam4_s 20</td>
<td></td>
</tr>
<tr>
<td>628.pop2_s 20</td>
<td></td>
</tr>
<tr>
<td>638.imagick_s 20</td>
<td></td>
</tr>
<tr>
<td>644.nab_s 20</td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s 20</td>
<td></td>
</tr>
<tr>
<td>654.roms_s 20</td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Silver 4210R  
- **Max MHz:** 3200  
- **Nominal:** 2400  
- **Enabled:** 20 cores, 2 chips  
- **Orderable:** 1.2 Chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **L2:** 1 MB I+D on chip per core  
- **L3:** 13.75 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
- **Storage:** 1 x 960 GB SSD SAS  
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.4j released Aug-2019  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** None  
- **Power Management:** BIOS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>603.bwaves_s</td>
<td>20</td>
<td>170</td>
<td>348</td>
<td>169</td>
<td>347</td>
<td>170</td>
<td>348</td>
<td>170</td>
<td>346</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>20</td>
<td>182</td>
<td>91.8</td>
<td>181</td>
<td>91.9</td>
<td>181</td>
<td>91.9</td>
<td>181</td>
<td>91.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>20</td>
<td>74.6</td>
<td>70.3</td>
<td>74.2</td>
<td>70.6</td>
<td>74.3</td>
<td>70.5</td>
<td>74.2</td>
<td>70.6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>20</td>
<td>168</td>
<td>78.7</td>
<td>170</td>
<td>77.7</td>
<td>169</td>
<td>78.4</td>
<td>170</td>
<td>78.1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>20</td>
<td>182</td>
<td>48.7</td>
<td>182</td>
<td>48.8</td>
<td>182</td>
<td>48.8</td>
<td>182</td>
<td>48.7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>20</td>
<td>211</td>
<td>56.2</td>
<td>211</td>
<td>56.3</td>
<td>211</td>
<td>56.3</td>
<td>210</td>
<td>56.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>20</td>
<td>228</td>
<td>63.3</td>
<td>228</td>
<td>63.2</td>
<td>229</td>
<td>63.1</td>
<td>228</td>
<td>63.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>20</td>
<td>148</td>
<td>118</td>
<td>148</td>
<td>118</td>
<td>148</td>
<td>118</td>
<td>149</td>
<td>117</td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>20</td>
<td>142</td>
<td>64.0</td>
<td>143</td>
<td>64.0</td>
<td>142</td>
<td>64.1</td>
<td>143</td>
<td>63.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>20</td>
<td>212</td>
<td>74.3</td>
<td>212</td>
<td>74.4</td>
<td>213</td>
<td>74.1</td>
<td>212</td>
<td>74.2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"

General Notes
Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Feb-2020
Tested by: Cisco Systems
Hardware Availability: Feb-2020
Software Availability: May-2019

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7ed1e6e46a485a0011
running on linux-4z0x Sat Feb 15 00:49:09 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
  2 "physical id"s (chips)
  20 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 20
On-line CPU(s) list: 0-19
Thread(s) per core: 1
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9
NUMA node1 CPU(s): 10-19
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdkg fma cx16 xtpdr pdcm pclid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cdp_13 invpcid_single intel_ppin mba tpr_shadow vmni flexpriority ept
vpid fsgsbase tsc_adjust bmis hle avx2 smep bmi2 3ms invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_11c cqm_mbm_total cqm_mbm_local
ibpb ibrs stibp dtherm ida arat pln pts hvw hvw_act_window hvw_epp hvw_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

/platforminfo cache data
  cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
cache node
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9
  node 0 size: 385606 MB
  node 0 free: 385014 MB
  node 1 cpus: 10 11 12 13 14 15 16 17 18 19
  node 1 size: 387058 MB
  node 1 free: 379616 MB
  node distances:
    node 0 1
      0: 10 21
      1: 21 10

From /proc/meminfo
  MemTotal: 791208772 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

Platform Notes (Continued)

ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Feb 14 19:01

SPEC is set to: /home/cpu2017
From /sys/devices/virtual/dmi/id
BIOS: Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019
Vendor: Cisco Systems Inc
Product: UCSC-C240-M5L
Serial: WZP21460GO8

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)</th>
</tr>
</thead>
</table>

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

SPECspeed®2017_fp_base = 83.9
SPECspeed®2017_fp_peak = 84.2

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Compiler Version Notes (Continued)

Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
| 654.roms_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
Fortran, C      | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
| 628.pop2_s(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64
## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

| SPECspeed®2017_fp_base | 83.9 |
| SPECspeed®2017_fp_peak | 84.2 |

### Base Compiler Invocation (Continued)

- Benchmarks using both Fortran and C:
  
  ```
  ifort -m64 icc -m64 -std=c11
  ```

- Benchmarks using Fortran, C, and C++:
  
  ```
  icpc -m64 icc -m64 -std=c11 ifort -m64
  ```

### Base Portability Flags

- 603.bwaves_s: -DSPEC_LP64
- 607.cactuBSSN_s: -DSPEC_LP64
- 619.lbm_s: -DSPEC_LP64
- 621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
- 627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
- 628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian -assume byterecl
- 638.imagick_s: -DSPEC_LP64
- 644.nab_s: -DSPEC_LP64
- 649.fotonik3d_s: -DSPEC_LP64
- 654.roms_s: -DSPEC_LP64

### Base Optimization Flags

- **C benchmarks:**
  
  ```
  -xCORE-AVX512 -ipo -03 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
  ```

- **Fortran benchmarks:**
  
  ```
  -DSPEC_OPENMP -xCORE-AVX512 -ipo -03 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
  -nostandard-realloc-lhs
  ```

- **Benchmarks using both Fortran and C:**
  
  ```
  -xCORE-AVX512 -ipo -03 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
  -nostandard-realloc-lhs
  ```

- **Benchmarks using Fortran, C, and C++:**
  
  ```
  -xCORE-AVX512 -ipo -03 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
  -nostandard-realloc-lhs
  ```
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_fp_base</th>
<th>83.9</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_fp_peak</td>
<td>84.2</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs
649.fotonik3d_s: Same as 603.bwaves_s
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=4 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4210R, 2.40GHz)

| SPECspeed®2017_fp_base = 83.9 |
| SPECspeed®2017_fp_peak = 84.2 |

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Feb-2020  
Hardware Availability: Feb-2020  
Software Availability: May-2019

### Peak Optimization Flags (Continued)

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-DSPEC_OPENMP -nostandard-realloc-lhs

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-14 14:19:08-0500.  
Originally published on 2020-03-17.