## SPEC CPU®2017 Floating Point Rate Result

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

| Test Sponsor: | Cisco Systems |
| Test Date: | Feb-2020 |
| Hardware Availability: | Feb-2020 |
| Software Availability: | May-2019 |

### CPU2017 License:

| 9019 |

### Test Sponsor:

| Cisco Systems |

### Tested by:

| Cisco Systems |

### Hardware

| CPU Name: | Intel Xeon Gold 5218R |
| Max MHz: | 4000 |
| Nominal: | 2100 |
| Enabled: | 40 cores, 2 chips, 2 threads/core |
| Orderable: | 1,2 Chips |
| Cache L1: | 32 KB I + 32 KB D on chip per core |
| Cache L2: | 1 MB I+D on chip per core |
| Cache L3: | 27.5 MB I+D on chip per chip |
| Other: | None |
| Memory: | 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666) |
| Storage: | 1 x 960 GB SSD SAS |
| Other: | None |

### Software

| OS: | SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-25.25-default |
| Compiler: | C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux |
| Parallel: | No |
| Firmware: | Version 4.0.4j released Aug-2019 |
| File System: | xfs |
| System State: | Run level 5 (multi-user) |
| Base Pointers: | 64-bit |
| Peak Pointers: | 64-bit |
| Other: | None |

### Power Management:

| BIOS set to prefer performance at the cost of additional power usage |

### SPECrate®2017_fp_base = 204

| SPECrate®2017_fp_peak = 208 |

### Copies

<table>
<thead>
<tr>
<th>0</th>
<th>30</th>
<th>60</th>
<th>90</th>
<th>120</th>
<th>150</th>
<th>180</th>
<th>210</th>
<th>240</th>
<th>270</th>
<th>300</th>
<th>330</th>
<th>360</th>
<th>390</th>
<th>420</th>
<th>450</th>
<th>480</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>80</td>
<td>164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>80</td>
<td>164</td>
<td>164</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>80</td>
<td>161</td>
<td>161</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>80</td>
<td>112</td>
<td>112</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>80</td>
<td>233</td>
<td>233</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>80</td>
<td>114</td>
<td>114</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>80</td>
<td>214</td>
<td>214</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>80</td>
<td>227</td>
<td>227</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>80</td>
<td>235</td>
<td>235</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>80</td>
<td>250</td>
<td>250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>80</td>
<td>364</td>
<td>364</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>80</td>
<td>152</td>
<td>152</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>80</td>
<td>91.0</td>
<td>91.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### SPECrate®2017_fp_base (204)

| SPECrate®2017_fp_peak (208) |

---

Page 1 Standard Performance Evaluation Corporation (info@spec.org) https://www.spec.org/
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 208

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>80</td>
<td>1690</td>
<td>475</td>
<td>1689</td>
<td>475</td>
<td>1689</td>
<td>475</td>
<td>80</td>
<td>1688</td>
<td>475</td>
<td>1688</td>
<td>475</td>
<td>1689</td>
<td>475</td>
<td>1688</td>
<td>475</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>80</td>
<td>617</td>
<td>164</td>
<td>617</td>
<td>164</td>
<td>616</td>
<td>164</td>
<td>80</td>
<td>616</td>
<td>164</td>
<td>616</td>
<td>164</td>
<td>617</td>
<td>164</td>
<td>617</td>
<td>164</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>80</td>
<td>473</td>
<td>161</td>
<td>472</td>
<td>161</td>
<td>473</td>
<td>161</td>
<td>80</td>
<td>467</td>
<td>163</td>
<td>467</td>
<td>163</td>
<td>470</td>
<td>162</td>
<td>470</td>
<td>162</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>80</td>
<td>1874</td>
<td>112</td>
<td>1873</td>
<td>112</td>
<td>1866</td>
<td>112</td>
<td>80</td>
<td>1868</td>
<td>112</td>
<td>1864</td>
<td>112</td>
<td>1868</td>
<td>112</td>
<td>1868</td>
<td>112</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>80</td>
<td>802</td>
<td>233</td>
<td>801</td>
<td>233</td>
<td>798</td>
<td>234</td>
<td>80</td>
<td>680</td>
<td>275</td>
<td>679</td>
<td>275</td>
<td>699</td>
<td>267</td>
<td>699</td>
<td>267</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>80</td>
<td>741</td>
<td>114</td>
<td>741</td>
<td>114</td>
<td>741</td>
<td>114</td>
<td>80</td>
<td>742</td>
<td>114</td>
<td>742</td>
<td>114</td>
<td>742</td>
<td>114</td>
<td>742</td>
<td>114</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>80</td>
<td>885</td>
<td>203</td>
<td>879</td>
<td>204</td>
<td>876</td>
<td>205</td>
<td>80</td>
<td>834</td>
<td>215</td>
<td>858</td>
<td>209</td>
<td>837</td>
<td>214</td>
<td>837</td>
<td>214</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>80</td>
<td>539</td>
<td>226</td>
<td>537</td>
<td>227</td>
<td>537</td>
<td>227</td>
<td>80</td>
<td>537</td>
<td>227</td>
<td>537</td>
<td>227</td>
<td>537</td>
<td>227</td>
<td>537</td>
<td>227</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>80</td>
<td>595</td>
<td>235</td>
<td>606</td>
<td>231</td>
<td>596</td>
<td>235</td>
<td>80</td>
<td>591</td>
<td>237</td>
<td>582</td>
<td>241</td>
<td>584</td>
<td>240</td>
<td>584</td>
<td>240</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>80</td>
<td>390</td>
<td>510</td>
<td>390</td>
<td>510</td>
<td>390</td>
<td>510</td>
<td>80</td>
<td>391</td>
<td>509</td>
<td>390</td>
<td>510</td>
<td>390</td>
<td>510</td>
<td>390</td>
<td>510</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>80</td>
<td>370</td>
<td>364</td>
<td>367</td>
<td>367</td>
<td>370</td>
<td>364</td>
<td>80</td>
<td>370</td>
<td>363</td>
<td>369</td>
<td>365</td>
<td>369</td>
<td>365</td>
<td>369</td>
<td>365</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>80</td>
<td>2048</td>
<td>152</td>
<td>2048</td>
<td>152</td>
<td>2047</td>
<td>152</td>
<td>80</td>
<td>2048</td>
<td>152</td>
<td>2048</td>
<td>152</td>
<td>2049</td>
<td>152</td>
<td>2049</td>
<td>152</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>80</td>
<td>1398</td>
<td>90.9</td>
<td>1393</td>
<td>91.3</td>
<td>1397</td>
<td>91.0</td>
<td>80</td>
<td>1397</td>
<td>91.0</td>
<td>1395</td>
<td>91.1</td>
<td>1394</td>
<td>91.2</td>
<td>1394</td>
<td>91.2</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 208

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

General Notes
Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 204</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 208</td>
</tr>
</tbody>
</table>

- **CPU2017 License:** 9019  
- **Test Sponsor:** Cisco Systems  
- **Tested by:** Cisco Systems  
- **Test Date:** Feb-2020  
- **Hardware Availability:** Feb-2020  
- **Software Availability:** May-2019

### General Notes (Continued)

```
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
```

### Platform Notes

**BIOS Settings:**
- Intel HyperThreading Technology set to Enabled
- SNC set to Enabled
- IMC Interleaving set to 1-way Interleave
- Patrol Scrub set to Disabled

**Sysinfo program /home/cpu2017/bin/sysinfo**

Rev: r6365 of 2019-08-21 295195f888a3d7edbl6e46a485a0011  
running on linux-l7bx Thu Feb 13 08:20:47 2020

**SUT (System Under Test) info as seen by some common utilities.**

For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

*From /proc/cpuinfo*

```plaintext
model name : Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
2 "physical id"s (chips)
80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings : 40
physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
```

*From lscpu:*

<table>
<thead>
<tr>
<th>Architecture:</th>
<th>x86_64</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU op-mode(s):</td>
<td>32-bit, 64-bit</td>
</tr>
<tr>
<td>Byte Order:</td>
<td>Little Endian</td>
</tr>
<tr>
<td>CPU(s):</td>
<td>80</td>
</tr>
<tr>
<td>On-line CPU(s) list:</td>
<td>0-79</td>
</tr>
<tr>
<td>Thread(s) per core:</td>
<td>2</td>
</tr>
<tr>
<td>Core(s) per socket:</td>
<td>20</td>
</tr>
<tr>
<td>Socket(s):</td>
<td>2</td>
</tr>
<tr>
<td>NUMA node(s):</td>
<td>4</td>
</tr>
<tr>
<td>Vendor ID:</td>
<td>GenuineIntel</td>
</tr>
</tbody>
</table>

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5218R CPU @ 2.10GHz
Stepping: 7
CPU MHz: 2100.000
CPU max MHz: 4000.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s): 0-2, 5, 6, 10-12, 15, 16, 40-42, 45, 46, 50-52, 55, 56
NUMA node1 CPU(s): 3, 4, 7-9, 13, 14, 17-19, 43, 44, 47-49, 53, 54, 57-59
NUMA node2 CPU(s): 20-22, 25, 26, 30-32, 35, 36, 60-62, 65, 66, 70-72, 75, 76
NUMA node3 CPU(s): 23, 24, 27-29, 33, 34, 37-39, 63, 64, 67-69, 73, 74, 77-79
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm dis xorpd xsaveopt xsavec xgetbv1 xsaves cmov pxsr ftm mrsmps pmxs memfence cmov32 cmov32_dcache

/proc/cpuinfo cache data
   cache size: 28160 KB

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 208

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

node 3 free: 184807 MB
node distances:
  node  0  1  2  3
  0: 10 11 21 21
  1: 11 10 21 21
  2: 21 21 10 11
  3: 21 21 11 10

From /proc/meminfo
  MemTotal: 790928908 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
  x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 5 Feb 12 22:23

SPEC is set to: /home/cpu2017
  Filesystem Type Size Used Avail Use% Mounted on
  /dev/sda3 xfs 324G 77G 247G 24% /home

From /sys/devices/virtual/dmi/id
  BIOS: Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

SPECrate®2017_fp_base = 204
SPECrate®2017_fp_peak = 208

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Vendor: Cisco Systems Inc
Product: UCSC-C240-M5L
Serial: WZP223909MB

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory: 24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)

Compiler Version Notes

C | 519.lbm_r(base, peak) 538.imagick_r(base, peak) 544.nab_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++ | 508.namd_r(base, peak) 510.parest_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C | 511.povray_r(base, peak) 526.blender_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C, Fortran | 507.cactuBSSN_r(base, peak)

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)  
SPECrater®2017_fp_base = 204
SPECrater®2017_fp_peak = 208

CPU2017 License: 9019
Test Sponsor:  Cisco Systems
Tested by:  Cisco Systems

Copyright 2017-2020 Standard Performance Evaluation Corporation

Compiler Version Notes (Continued)

Intel(R) C++  Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C  Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

SPECrater®2017_fp_base = 204
SPECrater®2017_fp_peak = 208

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Base Compiler Invocation (Continued)

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -gopt-prefetch
-ffinite-math-only -gopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)  
SPECrater®2017_fp_base = 204
SPECrater®2017_fp_peak = 208

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Base Optimization Flags (Continued)

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

| SPECrate®2017_fp_base = 204 |
| SPECrate®2017_fp_peak = 208 |

| CPU2017 License: | 9019 |
| Test Sponsor: | Cisco Systems |
| Tested by: | Cisco Systems |
| Test Date: | Feb-2020 |
| Hardware Availability: | Feb-2020 |
| Software Availability: | May-2019 |

Peak Optimization Flags (Continued)

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

510.paret_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218R, 2.10GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 204</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 208</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Feb-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Feb-2020</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

**Peak Optimization Flags (Continued)**

Benchmarks using Fortran, C, and C++ (continued):
- `-ffinite-math-only`
- `-qopt-mem-layout-trans=4`
- `-nostandard-realloc-lhs`
- `-align array32byte`

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-13 11:20:46-0500.
Originally published on 2020-03-17.