## Lenovo Global Technology

**ThinkSystem SR550**  
(2.40 GHz, Intel Xeon Silver 4210R)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 119</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = Not Run</td>
</tr>
</tbody>
</table>

### Hardware

**CPU Name:** Intel Xeon Silver 4210R  
**Max MHz:** 3200  
**Nominal:** 2400  
**Enabled:** 20 cores, 2 chips, 2 threads/core  
**Orderable:** 1,2 chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**Cache L2:** 1 MB I+D on chip per core  
**Cache L3:** 13.75 MB I+D on chip per chip  
**Memory:** 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)  
**Storage:** 1 x 960 GB SATA SSD  
**Other:** None  

### Software

**OS:** SUSE Linux Enterprise Server 15 SP1 (x86_64)  
**Kernel:** 4.12.14-195-default  
**Compiler:**  
- C/C++: Version 19.0.5.281 of Intel  
- Fortran: Version 19.0.5.281 of Intel Fortran  
**Parallel:** No  
**Firmware:** Lenovo BIOS Version TEE152L 2.51 released Feb-2020 tested as TEE151L 2.51 Jan-2020  
**File System:** xfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 64-bit  
**Peak Pointers:** Not Applicable  
**Other:** None  
**Power Management:** BIOS set to prefer performance at the cost of additional power usage

---

**CPU2017 License:** 9017  
**Test Sponsor:** Lenovo Global Technology  
**Tested by:** Lenovo Global Technology  
**Test Date:** Mar-2020  
**Hardware Availability:** Sep-2019  
**Software Availability:** Sep-2019

| Copies | 0 | 15.0 | 30.0 | 45.0 | 60.0 | 75.0 | 90.0 | 105 | 120 | 135 | 150 | 165 | 180 | 195 | 210 | 225 | 240 | 255 | 270 | 285 | 300 | 315 | 330 | 345 | 360 | 375 | 390 | 405 | 420 | 435 | 450 | 465 | 480 |
|--------|---|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 503.bwaves_r | 40 |      |      |      |      |      |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 507.cactuBSSN_r | 40 |      |      |      |      | 90.9 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 508.namd_r | 40 |      |      |      |      | 87.1 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 510.parest_r | 40 |      |      |      |      | 69.4 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 511.povray_r | 40 |      |      |      |      |     |      | 132 |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 519.lbm_r | 40 |      |      |      |      | 80.9 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 521.wrf_r | 40 |      |      |      |      |     |      | 138 |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 526.blender_r | 40 |      |      |      |      | 110 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 527.cam4_r | 40 |      |      |      |      | 116 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 538.imagick_r | 40 |      |      |      |      |     |      | 232 |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 544.nab_r | 40 |      |      |      |      |     |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 549.fotonik3d_r | 40 |      |      |      |      | 111 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |
| 554.roms_r | 40 |      |      |      |      | 59.4 |      |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

---

**SPECS**

Lenovo Global Technology
ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

SPEC CPU®2017 Floating Point Rate Result

SPECrate®2017 fp_base = 119
SPECrate®2017 fp_peak = Not Run

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>40</td>
<td>1174</td>
<td>342</td>
<td>1171</td>
<td>342</td>
<td>1175</td>
<td>341</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>40</td>
<td>557</td>
<td>90.9</td>
<td>556</td>
<td>91.0</td>
<td>558</td>
<td>90.7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>40</td>
<td>438</td>
<td>86.9</td>
<td>436</td>
<td>87.1</td>
<td>436</td>
<td>87.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>40</td>
<td>1500</td>
<td>69.8</td>
<td>1509</td>
<td>69.3</td>
<td>1508</td>
<td>69.4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>40</td>
<td>706</td>
<td>132</td>
<td>710</td>
<td>132</td>
<td>706</td>
<td>132</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>40</td>
<td>521</td>
<td>80.9</td>
<td>522</td>
<td>80.8</td>
<td>519</td>
<td>81.2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>40</td>
<td>644</td>
<td>139</td>
<td>650</td>
<td>138</td>
<td>650</td>
<td>138</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>40</td>
<td>554</td>
<td>110</td>
<td>555</td>
<td>110</td>
<td>555</td>
<td>110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>40</td>
<td>592</td>
<td>118</td>
<td>602</td>
<td>116</td>
<td>602</td>
<td>116</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>40</td>
<td>429</td>
<td>232</td>
<td>429</td>
<td>232</td>
<td>428</td>
<td>232</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>40</td>
<td>363</td>
<td>185</td>
<td>366</td>
<td>184</td>
<td>363</td>
<td>185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>40</td>
<td>1398</td>
<td>111</td>
<td>1407</td>
<td>111</td>
<td>1398</td>
<td>111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>40</td>
<td>1070</td>
<td>59.4</td>
<td>1071</td>
<td>59.4</td>
<td>1071</td>
<td>59.3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017-1.1.0-ic19.0u5/lib/intel64"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches

(Continued on next page)
**Lenovo Global Technology**

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

---

### SPECrate®2017_fp_base = 119

### SPECrate®2017_fp_peak = Not Run

---

**CPU2017 License:** 9017

**Test Sponsor:** Lenovo Global Technology

**Tested by:** Lenovo Global Technology

---

**Test Date:** Mar-2020

**Hardware Availability:** Mar-2020

**Software Availability:** Sep-2019

---

**General Notes (Continued)**

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4) is mitigated in the system as tested and documented.

---

**Platform Notes**

**BIOS configuration:**
Choose Operating Mode set to Maximum Performance and then set it to Custom Mode
MONITOR/MWAIT set to Enable
LLC dead line alloc set to Disable

Sysinfo program /home/cpu2017-1.1.0-ic19.0u5/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7eddb6e6e46a485a0011
running on linux-h3af Tue Mar 24 21:29:37 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
  2 "physical id"s (chips)
  40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 20
  physical 0: cores 0 1 2 3 4 8 9 10 11 12
  physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 48 bits virtual
CPU(s): 40
On-line CPU(s) list: 0-39

---

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Test Date: Mar-2020
Hardware Availability: Mar-2020
Tested by: Lenovo Global Technology
Software Availability: Sep-2019

SPECrate®2017_fp_base = 119
SPECrate®2017_fp_peak = Not Run

Platform Notes (Continued)

Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperffmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enabled tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cmip mxpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaves xsaveopt xsavefc xgetbv1 xsave xsaveopt cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local dtherm ida arat pln pts puck ospke avx512_vnni md_clear flush_lld arch_capabilities

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

Available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 193151 MB
node 0 free: 192661 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
node 1 size: 193501 MB
node 1 free: 192962 MB
node distances:
node 0 1

(Continued on next page)
Lenovo Global Technology
ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9017</th>
<th>Test Date:</th>
<th>Mar-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Lenovo Global Technology</td>
<td>Hardware Availability:</td>
<td>Mar-2020</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Lenovo Global Technology</td>
<td>Software Availability:</td>
<td>Sep-2019</td>
</tr>
</tbody>
</table>

**Platform Notes (Continued)**

0: 10 21  
1: 21 10

From `/proc/meminfo`  
MemTotal: 395932920 kB  
HugePages_Total: 0  
Hugepagesize: 2048 kB

From `/etc/*release* /etc/*version*`  
os-release:  
NAME="SLES"  
VERSION="15-SP1"  
VERSION_ID="15.1"  
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"  
ID="sles"  
ID_LIKE="suse"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:15:sp1"

uname -a:  
Linux linux-h3af 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)  
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 Mar 24 21:25

SPEC is set to: /home/cpu2017-1.1.0-ic19.0u5

From `/sys/devices/virtual/dmi/id`  
BIOS: Lenovo -[TEE151L-2.51]- 01/13/2020  
Vendor: Lenovo  
Product: ThinkSystem SR550 -[7X03RCZ000]-  
Product Family: ThinkSystem  
Serial: 1234567890

(Continued on next page)
## Lenovo Global Technology

**ThinkSystem SR550**  
(2.40 GHz, Intel Xeon Silver 4210R)

### CPU2017 License: 9017

**Test Sponsor:** Lenovo Global Technology  
**Tested by:** Lenovo Global Technology  
**Test Date:** Mar-2020  
**Hardware Availability:** Mar-2020  
**Software Availability:** Sep-2019  

<table>
<thead>
<tr>
<th>Platform Notes (Continued)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is &quot;intended to allow hardware to be accurately determined&quot;, but the intent may not be met, as there are frequent changes to hardware, firmware, and the &quot;DMTF SMBIOS&quot; standard.</td>
</tr>
<tr>
<td>Memory:</td>
</tr>
<tr>
<td>12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933</td>
</tr>
</tbody>
</table>

### Compiler Version Notes

---

<table>
<thead>
<tr>
<th>C</th>
<th>519.lbm_r(base) 538.imagick_r(base) 544.nab_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>------------------------------------------------------</td>
</tr>
</tbody>
</table>

---

<table>
<thead>
<tr>
<th>C++</th>
<th>508.namd_r(base) 510.parest_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>------------------------------------------</td>
<td>-------------------------------------</td>
</tr>
</tbody>
</table>

---

<table>
<thead>
<tr>
<th>C++, C</th>
<th>511.povray_r(base) 526.blender_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>------------------------------------------</td>
<td>----------------------------------------</td>
</tr>
</tbody>
</table>

---

<table>
<thead>
<tr>
<th>C++, C, Fortran</th>
<th>507.cactuBSSN_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,</td>
<td></td>
</tr>
<tr>
<td>Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

---

(Continued on next page)
**SPEC CPU®2017 Floating Point Rate Result**

**Lenovo Global Technology**

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base =</th>
<th>119</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak =</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9017  
**Test Date:** Mar-2020  
**Test Sponsor:** Lenovo Global Technology  
**Tested by:** Lenovo Global Technology  
**Hardware Availability:** Mar-2020  
**Software Availability:** Sep-2019  

---

**Compiler Version Notes (Continued)**

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

<table>
<thead>
<tr>
<th>Fortran</th>
<th>503.bwaves_r(base) 549.fotonik3d_r(base) 554.roms_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

---

<table>
<thead>
<tr>
<th>Fortran, C</th>
<th>521.wrf_r(base) 527.cam4_r(base)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.5.281 Build 20190815</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

---

**Base Compiler Invocation**

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort
Lenovo Global Technology
ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4210R)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>119</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9017
**Test Sponsor:** Lenovo Global Technology
**Tested by:** Lenovo Global Technology

**Test Date:** Mar-2020
**Hardware Availability:** Mar-2020
**Software Availability:** Sep-2019

---

**Base Portability Flags**

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

---

**Base Optimization Flags**

C benchmarks:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-m64 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-m64 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs

Benchmarks using both C and C++:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs
**Lenovo Global Technology**

ThinkSystem SR550  
(2.40 GHz, Intel Xeon Silver 4210R)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>119</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>Not Run</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9017  
**Test Sponsor:** Lenovo Global Technology  
**Tested by:** Lenovo Global Technology  
**Test Date:** Mar-2020  
**Hardware Availability:** Mar-2020  
**Software Availability:** Sep-2019

The flags files that were used to format this result can be browsed at:
- [http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.html](http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.html)

You can also download the XML flags sources by saving the following links:
- [http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.xml](http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-F.xml)