# SPEC CPU®2017 Integer Rate Result

## Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

### SPECrate®2017_int_base = 144
SPECrate®2017_int_peak = 149

<table>
<thead>
<tr>
<th>Test Date:</th>
<th>Mar-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2020</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>Jun-2019</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019  
**Test Date:** Mar-2020

### Hardware

| Copies | 0 | 15.0 | 30.0 | 45.0 | 60.0 | 75.0 | 90.0 | 105 | 120 | 135 | 150 | 165 | 180 | 195 | 210 | 225 | 240 | 255 | 270 | 285 | 300 | 315 | 330 | 345 | 360 | 375 | 400 |
|--------|---|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 500.perlbench_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 502.gcc_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 505.mcf_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 520.omnetpp_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 523.xalancbmk_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 525.x264_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 531.deepsjeng_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 541.leela_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 548.exchange2_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |
| 557.xz_r | 48 | | | | | | | | | | | | | | | | | | | | | | | | | |

### Software

**OS:** SUSE Linux Enterprise Server 15 SP1 (x86_64)  
**Kernel:** 4.12.14-195-default  
**Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;  
**Firmware:** HPE BIOS Version I42 v2.22 (11/13/2019) released Apr-2020  
**Parallel:** No  
**Base Pointers:** 64-bit  
**Firmware:** HPE BIOS Version I42 v2.22 (11/13/2019) released Apr-2020  
**Peak Pointers:** 32/64-bit  
**Other:** jemalloc memory allocator V5.0.1  
**Power Management:** BIOS set to prefer performance at the cost of additional power usage

<table>
<thead>
<tr>
<th>CPU Name: Intel Xeon Silver 4214R</th>
<th>Max MHz: 3500</th>
<th>Nominal: 2400</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enabled: 24 cores, 2 chips, 2 threads/core</td>
<td>Orderable: 1, 2 chip(s)</td>
<td></td>
</tr>
<tr>
<td>Cache L1: 32 KB I + 32 KB D on chip per core</td>
<td>Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)</td>
<td></td>
</tr>
<tr>
<td>L2: 1 MB I+D on chip per core</td>
<td>Storage: 1 x 400 GB SAS SSD, RAID 0</td>
<td></td>
</tr>
<tr>
<td>L3: 16.5 MB I+D on chip per chip</td>
<td>Other: None</td>
<td></td>
</tr>
</tbody>
</table>

---

**Software**

OS: SUSE Linux Enterprise Server 15 SP1 (x86_64)  
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;  
Parallel: No  
Base Pointers: 64-bit  
Peak Pointers: 32/64-bit  
Other: jemalloc memory allocator V5.0.1  
Power Management: BIOS set to prefer performance at the cost of additional power usage
SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 144
SPECrate®2017_int_peak = 149

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>48</td>
<td>722</td>
<td>106</td>
<td>718</td>
<td>106</td>
<td>719</td>
<td>106</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>48</td>
<td>573</td>
<td>119</td>
<td>576</td>
<td>118</td>
<td>577</td>
<td>118</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>48</td>
<td>412</td>
<td>188</td>
<td>414</td>
<td>187</td>
<td>413</td>
<td>188</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>48</td>
<td>649</td>
<td>97.0</td>
<td>650</td>
<td>97.0</td>
<td>650</td>
<td>96.9</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>48</td>
<td>307</td>
<td>165</td>
<td>306</td>
<td>166</td>
<td>309</td>
<td>164</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>48</td>
<td>292</td>
<td>288</td>
<td>292</td>
<td>288</td>
<td>292</td>
<td>288</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>48</td>
<td>458</td>
<td>120</td>
<td>459</td>
<td>120</td>
<td>459</td>
<td>120</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>48</td>
<td>719</td>
<td>110</td>
<td>730</td>
<td>109</td>
<td>722</td>
<td>110</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>48</td>
<td>457</td>
<td>275</td>
<td>456</td>
<td>276</td>
<td>456</td>
<td>276</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>48</td>
<td>553</td>
<td>93.8</td>
<td>552</td>
<td>93.9</td>
<td>552</td>
<td>93.9</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
   sync; echo 3 > /proc/sys/vm/drop_caches

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
General Notes (Continued)

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Configuration:
  Thermal Configuration set to Maximum Cooling
  Memory Patrol Scrubbing set to Disabled
  LLC Prefetch set to Enabled
  LLC Dead Line Allocation set to Disabled
  Enhanced Processor Performance set to Enabled
  Workload Profile set to General Throughput Compute
  Workload Profile set to Custom
  Energy/Performance Bias set to Balanced Performance

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011
running on sy480-sys1 Fri Mar 13 06:55:37 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
  https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
  model name : Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
  2 "physical id"s (chips)
  48 "processors"
  cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 12
  siblings : 24
  physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

From lscpu:
  Architecture: x86_64
  CPU op-mode(s): 32-bit, 64-bit
  Byte Order: Little Endian
  Address sizes: 46 bits physical, 48 bits virtual

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 144
SPECrate®2017_int_peak = 149

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Copyright 2017-2020 Standard Performance Evaluation Corporation
Hewlett Packard Enterprise

Platform Notes (Continued)

CPU(s): 48
On-line CPU(s) list: 0-47
Thread(s) per core: 2
Core(s) per socket: 12
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 16896K
NUMA node0 CPU(s): 0-5, 24-29
NUMA node1 CPU(s): 6-11, 30-35
NUMA node2 CPU(s): 12-17, 36-41
NUMA node3 CPU(s): 18-23, 42-47
Flags:

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

(Continued on next page)
Platform Notes (Continued)

node 2 cpus: 12 13 14 15 16 17 36 37 38 39 40 41
node 2 size: 96736 MB
node 2 free: 96560 MB
node 3 cpus: 18 19 20 21 22 23 42 43 44 45 46 47
node 3 size: 96568 MB
node 3 free: 96412 MB
node distances:
node 0 1 2 3
0: 10 21 31 31
1: 21 10 31 31
2: 31 31 10 21
3: 31 31 21 10

From /proc/meminfo
MemTotal: 395631444 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*

os-release:
NAME="SLES"
VERSION="15-SP1"
VERSION_ID="15.1"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp1"
uname -a:
Linux sy480-sys1 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 Mar 13 06:53

SPEC is set to: /home/cpu2017

(Continued on next page)
**SPEC CPU®2017 Integer Rate Result**

**Hewlett Packard Enterprise**
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>Test Date: Mar-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability: Apr-2020</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability: Jun-2019</td>
</tr>
</tbody>
</table>

**SPECrate®2017_int_base = 144**

**SPECrate®2017_int_peak = 149**

**Platform Notes (Continued)**

```
Filesystem     Type   Size  Used Avail Use% Mounted on
/dev/sda2      btrfs  371G   95G  275G  26% /home

From /sys/devices/virtual/dmi/id
BIOS:    HPE I42 11/13/2019
Vendor:  HPE
Product: Synergy 480 Gen10
Product Family: Synergy
Serial:  MXQ7380505

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
  24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933

(End of data from sysinfo program)
```

**Compiler Version Notes**

```
==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
      | 525.x264_r(base, peak) 557.xz_r(base, peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
```

(Continued on next page)
Hewlett Packard Enterprise
(Test Sponsor: HPE)
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

SPECrate®2017_int_base = 144
SPECrate®2017_int_peak = 149

Test Date: Mar-2020
Hardware Availability: Apr-2020
Software Availability: Jun-2019

----------

Copyright 2017-2020 Standard Performance Evaluation Corporation

Compiler Version Notes (Continued)

==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 523.xalancbmk_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 523.xalancbmk_r(peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran | 548.exchange2_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
(Continued on next page)

Page 7
Standard Performance Evaluation Corporation (info@spec.org)
SPEC CPU®2017 Integer Rate Result

Hewlett Packard Enterprise  
(Test Sponsor: HPE) 
Synergy 480 Gen10  
(2.40 GHz, Intel Xeon Silver 4214R)  

| SPECrate®2017_int_base = 144 |
| SPECrate®2017_int_peak = 149 |

<table>
<thead>
<tr>
<th>CPU2017 License: 3</th>
<th>Test Date:</th>
<th>Mar-2020</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability:</td>
<td>Apr-2020</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability:</td>
<td>Jun-2019</td>
</tr>
</tbody>
</table>

Compiler Version Notes (Continued)

64, Version 19.0.4.227 Build 20190416 
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

----------------------------------------

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Base Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:
```
-W1, -z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmalloc
```

C++ benchmarks:
```
-W1, -z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmalloc
```

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Hewlett Packard Enterprise
Synergy 480 Gen10
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 144
SPECrate®2017_int_peak = 149

CPU2017 License: 3
Test Sponsor: HPE
Tested by: HPE

Base Optimization Flags (Continued)

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-1/usr/local/IntelCompiler19 compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11


C++ benchmarks (except as noted below):
icpc -m64

523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19 compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

Fortran benchmarks:
ifort -m64

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

(Continued on next page)
Peak Optimization Flags (Continued)

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
Hewlett Packard Enterprise  
(Test Sponsor: HPE)  
Synergy 480 Gen10  
(2.40 GHz, Intel Xeon Silver 4214R)  

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base = 144</th>
<th>SPECrate®2017_int_peak = 149</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License: 3</td>
<td>Test Date: Mar-2020</td>
</tr>
<tr>
<td>Test Sponsor: HPE</td>
<td>Hardware Availability: Apr-2020</td>
</tr>
<tr>
<td>Tested by: HPE</td>
<td>Software Availability: Jun-2019</td>
</tr>
</tbody>
</table>

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-03-13 06:55:36-0400.