## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

| Test Date: | Apr-2020 |
| Test Sponsor: | Cisco Systems |
| CPU2017 License: | 9019 |
| Tested by: | Cisco Systems |

### SPEC CPU®2017 Integer Speed Result

**SPECspeed®2017_int_base = 10.6**  
**SPECspeed®2017_int_peak = 10.8**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench</td>
<td>52</td>
<td>8.14</td>
<td>10.8</td>
</tr>
<tr>
<td>gcc</td>
<td>52</td>
<td>10.2</td>
<td></td>
</tr>
<tr>
<td>mcf</td>
<td>52</td>
<td>9.22</td>
<td></td>
</tr>
<tr>
<td>omnetpp</td>
<td>52</td>
<td>9.54</td>
<td></td>
</tr>
<tr>
<td>xalancbmk</td>
<td>52</td>
<td>12.6</td>
<td></td>
</tr>
<tr>
<td>x264</td>
<td>52</td>
<td>14.7</td>
<td></td>
</tr>
<tr>
<td>deepsjeng</td>
<td>52</td>
<td>5.61</td>
<td></td>
</tr>
<tr>
<td>leela</td>
<td>52</td>
<td>4.90</td>
<td></td>
</tr>
<tr>
<td>exchange2</td>
<td>52</td>
<td>17.1</td>
<td></td>
</tr>
<tr>
<td>xz</td>
<td>52</td>
<td>23.9</td>
<td></td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 6230R  
- **Max MHz:** 4000  
- **Nominal:** 2100  
- **Enabled:** 52 cores, 2 chips  
- **Orderable:** 1.2 Chips  
- **Cache L1:** 32 KB I + 32 KB D on chip per core  
- **Cache L2:** 1 MB I+D on chip per core  
- **Cache L3:** 35.75 MB I+D on chip per chip  
- **Other:** None  
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)  
- **Storage:** 1 x 240 GB SSD SAS  
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
- **Parallel:** Yes  
- **Firmware:** Version 4.0.4b released Apr-2019  
- **File System:** btrfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** jemalloc memory allocator V5.0.1  
- **Power Management:** BIOS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>52</td>
<td>254</td>
<td>6.98</td>
<td>253</td>
<td>7.01</td>
<td>254</td>
<td>7.00</td>
<td>253</td>
<td>7.01</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>52</td>
<td>392</td>
<td>10.2</td>
<td>390</td>
<td>10.2</td>
<td>381</td>
<td>10.4</td>
<td>379</td>
<td>10.5</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>52</td>
<td>366</td>
<td>12.9</td>
<td>367</td>
<td>12.9</td>
<td>366</td>
<td>12.9</td>
<td>366</td>
<td>12.9</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>52</td>
<td>176</td>
<td>9.28</td>
<td>178</td>
<td>9.16</td>
<td>177</td>
<td>9.22</td>
<td>171</td>
<td>9.54</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>52</td>
<td>112</td>
<td>12.6</td>
<td>111</td>
<td>12.8</td>
<td>112</td>
<td>12.6</td>
<td>111</td>
<td>12.7</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>52</td>
<td>120</td>
<td>14.7</td>
<td>120</td>
<td>14.7</td>
<td>120</td>
<td>14.7</td>
<td>120</td>
<td>14.7</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>52</td>
<td>255</td>
<td>5.62</td>
<td>255</td>
<td>5.61</td>
<td>255</td>
<td>5.62</td>
<td>255</td>
<td>5.63</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>52</td>
<td>348</td>
<td>4.91</td>
<td>348</td>
<td>4.90</td>
<td>348</td>
<td>4.90</td>
<td>348</td>
<td>4.90</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>52</td>
<td>172</td>
<td>17.1</td>
<td>172</td>
<td>17.1</td>
<td>171</td>
<td>17.2</td>
<td>172</td>
<td>17.1</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>52</td>
<td>260</td>
<td>23.7</td>
<td>262</td>
<td>23.6</td>
<td>261</td>
<td>23.7</td>
<td>258</td>
<td>23.9</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

General Notes
Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Apr-2020
Tested by: Cisco Systems
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Disabled
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on linux-db10 Sun Apr 12 14:59:52 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6230R CPU @ 2.10GHz
  2 "physical id"s (chips)
 52 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 26
siblings : 26
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 52
On-line CPU(s) list: 0-51
Thread(s) per core: 1
Core(s) per socket: 26
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6230R CPU @ 2.10GHz
Stepping: 7
CPU MHz: 2100.000
CPU max MHz: 4000.0000
CPU min MHz: 1000.0000
BogoMIPS: 4200.00
Virtualization: VT-x

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Apr-2020
Hardware Availability: Feb-2020
Tested by: Cisco Systems
Software Availability: May-2019

Platform Notes (Continued)

L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-25
NUMA node1 CPU(s): 26-51
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmon tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdmb fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tscd_deadline_timer aes xsave f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cd_p_l3 invpcid_single intel_patin mba tpr_shadow vmni flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdts
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsave xsavec xsavec xcompr xsaveopt xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req
pku ospke avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data
  cache size : 36608 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
  available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
    node 0 size: 385586 MB
    node 0 free: 385099 MB
    node 1 cpus: 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
      51
    node 1 size: 387043 MB
    node 1 free: 386567 MB
    node distances:
      node 0 1
        0: 10 21
        1: 21 10

From /proc/meminfo
  MemTotal: 791173384 KB
  HugePages_Total: 0
  Hugepagesize: 2048 KB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Apr-2020
Hardware Availability: Feb-2020
Tested by: Cisco Systems
Software Availability: May-2019

Platform Notes (Continued)

PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
  Linux linux-db10 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
  x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 12 14:49

SPEC is set to: /home/cpu2017

Filesystem     Type   Size  Used Avail Use% Mounted on
/dev/sda2      btrfs  222G   64G  158G  29% /home

From /sys/devices/virtual/dmi/id
  BIOS:    Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
  Vendor:  Cisco Systems Inc
  Product: UCSB-B200-M5
  Serial:  FCH21447G9F

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
  24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

Compiler Version Notes

----------------------------------------------------------------------
C | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak)

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Compiler Version Notes (Continued)

| peak) 625.x264_s(base, peak) 657.xz_s(base, peak)
|-------------------------------------------------------------------------------------------------------------
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
|-------------------------------------------------------------------------------------------------------------

|-------------------------------------------------------------------------------------------------------------
| C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
|-------------------------------------------------------------------------------------------------------------
| Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
|-------------------------------------------------------------------------------------------------------------

|-------------------------------------------------------------------------------------------------------------
| Fortran | 648.exchange2_s(base, peak)
|-------------------------------------------------------------------------------------------------------------
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
|-------------------------------------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)

SPECspeed®2017_int_base = 10.6
SPECspeed®2017_int_peak = 10.8

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Base Portability Flags (Continued)

631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)  

<table>
<thead>
<tr>
<th>SPEC CPU®2017 Integer Speed Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_base = 10.6</td>
</tr>
<tr>
<td>SPECspeed®2017_int_peak = 10.8</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Apr-2020  
Hardware Availability: Feb-2020  
Software Availability: May-2019

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -gopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp  
-DSPEC_OPENMP -fno-strict-overflow  
-L/usr/local/je5.0.1-64/lib -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -gopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -gopt-mem-layout-trans=4  
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

657.xz_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -gopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp  
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -gopt-mem-layout-trans=4  
-DSPEC_SUPPRESS_OPENMP  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc

623.xalancbmk_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc

631.deepsjeng_s: Same as 623.xalancbmk_s

641.leela_s: Same as 623.xalancbmk_s

Fortran benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6230R, 2.10GHz)  

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base = 10.6</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_peak = 10.8</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Apr-2020  
Hardware Availability: Feb-2020  
Software Availability: May-2019

Peak Optimization Flags (Continued)

Fortran benchmarks (continued):
- nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revK.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-04-12 17:59:52-0400.