Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed\textsuperscript{2017_int_base}</th>
<th>SPECspeed\textsuperscript{2017_int_peak}</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench</td>
<td>32</td>
<td>11.0</td>
<td>11.0</td>
</tr>
<tr>
<td>gcc</td>
<td>32</td>
<td>10.8</td>
<td>10.8</td>
</tr>
<tr>
<td>mcf</td>
<td>32</td>
<td>13.1</td>
<td>13.1</td>
</tr>
<tr>
<td>omnetpp</td>
<td>32</td>
<td>9.56</td>
<td>9.56</td>
</tr>
<tr>
<td>xalancbmk</td>
<td>32</td>
<td>13.0</td>
<td>13.0</td>
</tr>
<tr>
<td>x264</td>
<td>32</td>
<td>13.1</td>
<td>13.1</td>
</tr>
<tr>
<td>deepsjeng</td>
<td>32</td>
<td>8.73</td>
<td>8.73</td>
</tr>
<tr>
<td>leela</td>
<td>32</td>
<td>5.03</td>
<td>5.03</td>
</tr>
<tr>
<td>exchange2</td>
<td>32</td>
<td>17.6</td>
<td>17.6</td>
</tr>
<tr>
<td>xz</td>
<td>32</td>
<td>24.1</td>
<td>24.1</td>
</tr>
</tbody>
</table>

**Hardware**
- **CPU Name:** Intel Xeon Gold 6246R
- **Max MHz:** 4100
- **Nominal:** 3400
- **Enabled:** 32 cores, 2 chips
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 35.75 MB I+D on chip per chip
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)
- **Storage:** 1 x 240 GB SSD SAS

**Software**
- **OS:** SUSE Linux Enterprise Server 15 (x86_64)
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 4.0.4b released Apr-2019
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Power Management:** jemalloc memory allocator V5.0.1

**Test Sponsor:** Cisco Systems
**Hardware Availability:** Apr-2020
**Software Availability:** May-2019

**CPU2017 License:** 9019
**Test Date:** Apr-2020
**Hardware Availability:** Feb-2020
**Software Availability:** May-2019
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)  

**SPECspeed®2017_int_base = 10.8**  
**SPECspeed®2017_int_peak = 11.0**

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Baseline Seconds</th>
<th>Ratio</th>
<th>Peak Seconds</th>
<th>Ratio</th>
<th>Baseline Seconds</th>
<th>Ratio</th>
<th>Peak Seconds</th>
<th>Ratio</th>
<th>Baseline Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>32</td>
<td>250</td>
<td>7.11</td>
<td>249</td>
<td>7.14</td>
<td>248</td>
<td>7.16</td>
<td>248</td>
<td>7.16</td>
<td>248</td>
<td>7.16</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>32</td>
<td>385</td>
<td>10.3</td>
<td>387</td>
<td>10.3</td>
<td>387</td>
<td>10.3</td>
<td>387</td>
<td>10.3</td>
<td>387</td>
<td>10.3</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>32</td>
<td>361</td>
<td>13.1</td>
<td>360</td>
<td>13.1</td>
<td>361</td>
<td>13.1</td>
<td>360</td>
<td>13.1</td>
<td>360</td>
<td>13.1</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>32</td>
<td>109</td>
<td>13.0</td>
<td>109</td>
<td>13.0</td>
<td>109</td>
<td>13.0</td>
<td>109</td>
<td>13.0</td>
<td>109</td>
<td>13.0</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>32</td>
<td>119</td>
<td>14.8</td>
<td>119</td>
<td>14.8</td>
<td>119</td>
<td>14.8</td>
<td>119</td>
<td>14.8</td>
<td>119</td>
<td>14.8</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>32</td>
<td>249</td>
<td>5.75</td>
<td>250</td>
<td>5.74</td>
<td>249</td>
<td>5.75</td>
<td>249</td>
<td>5.75</td>
<td>249</td>
<td>5.75</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>32</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
<td>339</td>
<td>5.03</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>32</td>
<td>168</td>
<td>17.5</td>
<td>167</td>
<td>17.6</td>
<td>167</td>
<td>17.6</td>
<td>167</td>
<td>17.6</td>
<td>167</td>
<td>17.6</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>32</td>
<td>256</td>
<td>24.1</td>
<td>256</td>
<td>24.1</td>
<td>257</td>
<td>24.1</td>
<td>257</td>
<td>24.1</td>
<td>257</td>
<td>24.1</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:
- KMP_AFFINITY = "granularity=fine,scatter"
- LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"
- OMP_STACKSIZE = "192M"

### General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3 > /proc/sys/vm/drop_caches
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base = 10.8</th>
<th>SPECspeed®2017_int_peak = 11.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License: 9019</td>
<td>Test Date: Apr-2020</td>
</tr>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Feb-2020</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7eddb1e646a485a0011
running on linux-1t71 Sun Apr 12 14:59:19 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6246R CPU @ 3.40GHz
2 "physical id"s (chips)
32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 16
physical 0: cores 0 2 3 6 8 12 13 17 18 20 21 24 26 27 29
physical 1: cores 0 1 2 3 5 6 8 9 12 13 18 19 21 26 27 29

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 32
On-line CPU(s) list: 0-31
Thread(s) per core: 1
Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6246R CPU @ 3.40GHz
Stepping: 7
CPU MHz: 3400.000
CPU max MHz: 4100.0000
CPU min MHz: 1200.0000
BogoMIPS: 6800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 10.8
SPECspeed®2017_int_peak = 11.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Apr-2020
Hardware Availability: Feb-2020
Tested by: Cisco Systems
Software Availability: May-2019

Platform Notes (Continued)

L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-15
NUMA node1 CPU(s): 16-31
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbr fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cpd_l3 invpcid_single intel_ppi mba tpr_shadow vnmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erness invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku
ospke avx512_vnni arch_capabilities ssbd

/proc/cpuinfo cache data
  cache size : 36608 KB

From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  node 0 size: 385429 MB
  node 0 free: 384917 MB
  node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
  node 1 size: 387045 MB
  node 1 free: 386510 MB
  node distances:
    node  0  1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal:       791014136 kB
  HugePages_Total:       0
  Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="SLES"
    VERSION="15"
    VERSION_ID="15"
    PRETTY_NAME="SUSE Linux Enterprise Server 15"
    ID="sles"
    ID_LIKE="suse"

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

SPEC CPU®2017 Integer Speed Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 10.8
SPECspeed®2017_int_peak = 11.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-1t71 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 12 14:49

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb1 btrfs 224G 13G 211G 6% /home

From /sys/devices/virtual/dmi/id
BIOS: Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019
Vendor: Cisco Systems Inc
Product: UCSB-B200-M5
Serial: FCH221572HW

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

Compiler Version Notes

)](Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64

(Continued on next page)
Baseline Portability Flags (Continued)

657.xz_s: -DSPEC_LP64

Baseline Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Peak Portability Flags

Same as Base Portability Flags
Cisco Systems  
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

SPEC CPU®2017 Integer Speed Result

SPECspeed®2017_int_base = 10.8
SPECspeed®2017_int_peak = 11.0

CPU2017 License: 9019  
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Apr-2020  
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -gopenmp  
-DSPEC_OPENMP -fno-strict-overflow  
-L/usr/local/je5.0.1-64/lib -ljemalloc

602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-DSPEC_SUPPRESS_OPENMP -gopenmp -DSPEC_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -gopenmp -DSPEC_OPENMP  
-L/usr/local/je5.0.1-64/lib -ljemalloc

657.xz_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2  
-xCORE-AVX512 -qopt-mem-layout-trans=4 -ipo -O3  
-no-prec-div -DSPEC_SUPPRESS_OPENMP -gopenmp  
-DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-DSPEC_SUPPRESS_OPENMP  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

623.xalancbk_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc

631.deepsjeng_s: Same as 623.xalancbk_s

641.leela_s: Same as 623.xalancbk_s

Fortran benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6246R, 3.40GHz)

SPECspeed®2017_int_base = 10.8
SPECspeed®2017_int_peak = 11.0

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Apr-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Optimization Flags (Continued)

Fortran benchmarks (continued):
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revK.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-04-12 17:59:19-0400.