### Dell Inc.

**PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)**

| SPECspeed\(^{2017}\)\_int\_base = 8.75 |
| SPECspeed\(^{2017}\)\_int\_peak = 8.93 |

<table>
<thead>
<tr>
<th>Thread</th>
<th>SPECspeed(^{2017})_int_base</th>
<th>SPECspeed(^{2017})_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>5.40</td>
<td>6.19</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>8.21</td>
<td>8.46</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>6.06</td>
<td></td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>15.4</td>
<td></td>
</tr>
<tr>
<td>623.xalancbmk_s</td>
<td>11.1</td>
<td></td>
</tr>
<tr>
<td>625.x264_s</td>
<td>12.8</td>
<td></td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>4.81</td>
<td></td>
</tr>
<tr>
<td>641.leela_s</td>
<td>3.92</td>
<td></td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>13.5</td>
<td></td>
</tr>
<tr>
<td>657.xz_s</td>
<td>17.6</td>
<td></td>
</tr>
</tbody>
</table>

#### Hardware

- **CPU Name:** Intel Xeon Silver 4210R
- **Max MHz:** 3200
- **Nominal:** 2400
- **Enabled:** 20 cores, 2 chips
- **Orderable:** 1.2 chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 13.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2933V-R, running at 2400)
- **Storage:** 1 x 1.92 TB SATA SSD
- **Other:** None

#### Software

- **OS:** Red Hat Enterprise Linux 8.1
- **Kernel:** 4.18.0-147.el8.x86_64
- **Compiler:** C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 2.7.7 released May-2020
- **File System:** tmpfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None

- **Power Management:** jemalloc memory allocator V5.0.1
  BIOS set to prefer performance at the cost of additional power usage

---

**Test Date:** May-2020

**Hardware Availability:** Feb-2020

**Software Availability:** Apr-2020
**Results Table**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>600.perlbench_s</td>
<td>20</td>
<td>328</td>
<td>5.40</td>
<td>329</td>
<td>5.40</td>
<td>329</td>
<td>5.39</td>
<td>20</td>
<td>288</td>
<td>6.16</td>
<td>286</td>
<td>6.20</td>
<td>287</td>
<td>6.19</td>
</tr>
<tr>
<td>602.gcc_s</td>
<td>20</td>
<td>485</td>
<td>8.21</td>
<td>491</td>
<td>8.11</td>
<td>476</td>
<td>8.37</td>
<td>20</td>
<td>471</td>
<td>8.46</td>
<td>469</td>
<td>8.49</td>
<td>473</td>
<td>8.42</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>20</td>
<td>309</td>
<td>15.3</td>
<td>307</td>
<td>15.4</td>
<td>304</td>
<td>15.5</td>
<td>20</td>
<td>309</td>
<td>15.3</td>
<td>307</td>
<td>15.4</td>
<td>304</td>
<td>15.5</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>20</td>
<td>268</td>
<td>6.08</td>
<td>274</td>
<td>5.95</td>
<td>269</td>
<td>6.06</td>
<td>20</td>
<td>268</td>
<td>6.08</td>
<td>274</td>
<td>5.95</td>
<td>269</td>
<td>6.06</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>20</td>
<td>128</td>
<td>11.1</td>
<td>127</td>
<td>11.1</td>
<td>127</td>
<td>11.2</td>
<td>20</td>
<td>128</td>
<td>11.1</td>
<td>127</td>
<td>11.1</td>
<td>127</td>
<td>11.2</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>20</td>
<td>138</td>
<td>12.8</td>
<td>138</td>
<td>12.8</td>
<td>138</td>
<td>12.8</td>
<td>20</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
<td>13.2</td>
<td>134</td>
<td>13.2</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>20</td>
<td>298</td>
<td>4.81</td>
<td>298</td>
<td>4.81</td>
<td>298</td>
<td>4.81</td>
<td>20</td>
<td>298</td>
<td>4.81</td>
<td>298</td>
<td>4.81</td>
<td>298</td>
<td>4.81</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>20</td>
<td>435</td>
<td>3.92</td>
<td>435</td>
<td>3.92</td>
<td>435</td>
<td>3.92</td>
<td>20</td>
<td>435</td>
<td>3.92</td>
<td>435</td>
<td>3.92</td>
<td>435</td>
<td>3.92</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>20</td>
<td>218</td>
<td>13.5</td>
<td>218</td>
<td>13.5</td>
<td>219</td>
<td>13.5</td>
<td>20</td>
<td>218</td>
<td>13.5</td>
<td>218</td>
<td>13.5</td>
<td>219</td>
<td>13.5</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>20</td>
<td>351</td>
<td>17.6</td>
<td>351</td>
<td>17.6</td>
<td>351</td>
<td>17.6</td>
<td>20</td>
<td>351</td>
<td>17.6</td>
<td>351</td>
<td>17.6</td>
<td>351</td>
<td>17.6</td>
</tr>
</tbody>
</table>

**Compiler Notes**

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler.
The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

**Operating System Notes**

Stack size set to unlimited using "ulimit -s unlimited"

**Environment Variables Notes**

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = 
"/mnt/ramdisk/cpu2017-ic19.1u1/lib/intel64:/mnt/ramdisk/cpu2017-ic19.1u1
/je5.0.1-64"
MALLOC_CONF = "retain:true"
OMP_STACKSIZE = "192M"

**General Notes**

Binaries compiled on a system with 1x Intel Core i9–7980XE CPU + 64GB RAM memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
**General Notes (Continued)**

is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
```
sync; echo 3>/proc/sys/vm/drop_caches
```
Benchmark run from a 225 GB ramdisk created with the cmd; "mount -t tmpfs -o size=225G tmpfs /mnt/ramdisk"
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

**Platform Notes**

BIOS settings:
Virtualization Technology disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub set to standard
Logical Processor disabled
CPU Interconnect Bus Link Power Management disabled
PCI ASPM L1 Link Power Management disabled
UPI Prefetch disabled
LLC Prefetch disabled
Dead Line LLC Alloc enabled
Directory AtoS disabled

Sysinfo program /mnt/ramdisk/cpu2017-ic19.1u1/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on rhel-8-1-sut Thu May 28 14:43:10 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
```
model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
  2 "physical id"s (chips)
  20 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
```

(Continued on next page)
**SPEC CPU®2017 Integer Speed Result**

Dell Inc.  
PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)  

**SPECspeed®2017_int_base = 8.75**  
**SPECspeed®2017_int_peak = 8.93**

---

**CPU2017 License:** 55  
**Test Sponsor:** Dell Inc.  
**Tested by:** Dell Inc.  
**Test Date:** May-2020  
**Hardware Availability:** Feb-2020  
**Software Availability:** Apr-2020

---

**Platform Notes (Continued)**

```plaintext
siblings : 10
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 20
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2453.731
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0,2,4,6,8,10,12,14,16,18
NUMA node1 CPU(s): 1,3,5,7,9,11,13,15,17,19
Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pinn ssbd mba ibrs ibpb ibrs_enhanced tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsaves xsavec xgetbv1 xsavefc qm_notify cqm_occurrence_notify cqm_mbm_notify cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld arch_capabilities
```

/proc/cpuinfo cache data  
```
cache size : 14080 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECspeed®2017_int_base = 8.75
SPECspeed®2017_int_peak = 8.93

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: May-2020
Tested by: Dell Inc.
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Platform Notes (Continued)

physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 2 4 6 8 10 12 14 16 18
  node 0 size: 192049 MB
  node 0 free: 191423 MB
  node 1 cpus: 1 3 5 7 9 11 13 15 17 19
  node 1 size: 193533 MB
  node 1 free: 183993 MB
  node distances:
    node 0 1
    0:  10  21
    1:  21  10

From /proc/meminfo
  MemTotal: 394837084 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="Red Hat Enterprise Linux"
    VERSION="8.1 (Ootpa)"
    ID="rhel"
    ID_LIKE="fedora"
    VERSION_ID="8.1"
    PLATFORM_ID="platform:el8"
    PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
    ANSI_COLOR="0;31"
  redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:
  Linux rhel-8-1-sut 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Dell Inc. PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_int_base = 8.75
SPECspeed®2017_int_peak = 8.93

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: May-2020
Hardware Availability: Feb-2020
Tested by: Dell Inc.
Software Availability: Apr-2020

Platform Notes (Continued)

run-level 3 May 28 14:37 last=5
SPEC is set to: /mnt/ramdisk/cpu2017-ic19.1u1
Filesystem Type Size Used Avail Use% Mounted on
tmpfs tmpfs 150G 4.2G 146G 3% /mnt/ramdisk
From /sys/devices/virtual/dmi/id
BIOS: Dell Inc. 2.7.7 05/04/2020
Vendor: Dell Inc.
Product: PowerEdge R640
Product Family: PowerEdge
Serial: FPFXCH2

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
10x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
4x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
8x 00AD00B300AD HMA82GR7CJR8N-XN 16 GB 2 rank 3200
2x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
| 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak) |
| 625.x264_s(base, peak) 657.xz_s(base, peak) |
==============================================================================

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------
| 600.perlbench_s(peak) |
-----------------------------------------------------------------------------

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

-----------------------------------------------------------------------------

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

SPECspeed\textsuperscript{2017\_int\_base} = 8.75
SPECspeed\textsuperscript{2017\_int\_peak} = 8.93

Compiler Version Notes (Continued)

\begin{verbatim}
C       | 600.perlbench_s(base) 602.gcc_s(base, peak) 605.mcf_s(base, peak)  
        | 625.x264_s(base, peak) 657.xz_s(base, peak)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C       | 600.perlbench_s(peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, 
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++     | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)  
        | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1 
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Fortran | 648.exchange2_s(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
\end{verbatim}

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort
SPEC CPU®2017 Integer Speed Result

Dell Inc.
PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

| SPECspeed®2017_int_base = 8.75 |
| SPECspeed®2017_int_peak = 8.93 |

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

**Base Portability Flags**

- 600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
- 602.gcc_s: -DSPEC_LP64
- 605.mcf_s: -DSPEC_LP64
- 620.omnetpp_s: -DSPEC_LP64
- 623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
- 625.x264_s: -DSPEC_LP64
- 631.deepsjeng_s: -DSPEC_LP64
- 641.leela_s: -DSPEC_LP64
- 648.exchange2_s: -DSPEC_LP64
- 657.xz_s: -DSPEC_LP64

**Base Optimization Flags**

**C benchmarks:**

- m64 -qnextgen -std=c11
- Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
- xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
- fuse-ld=gold -qopt-mem-layout-trans=4 -fopenmp -DSPEC_OPENMP
- L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

**C++ benchmarks:**

- m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
- Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse
- funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
- L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
- ljkmalloc

**Fortran benchmarks:**

- m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -xCORE-AVX512
- O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
- nostandard-realloc-lhs -align array32byte
- mbranches-within-32B-boundaries

**Peak Compiler Invocation**

**C benchmarks:**

- icc

**C++ benchmarks:**

- icpc

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_int_base = 8.75
SPECspeed®2017_int_peak = 8.93

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Fortran benchmarks:
ifort

Peak Compiler Invocation (Continued)

Peak Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64(*) -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

(*) Indicates a portability flag that was found in a non-portability variable.

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

602.gcc_s: -m64 -qnextgen -std=c11 -fuse-ld=gold
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdatabypass (pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

605.mcf_s: basepeak = yes

625.x264_s: -m64 -qnextgen -std=c11
-Wl, -plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math
-fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECspeed®2017_int_base = 8.75
SPECspeed®2017_int_peak = 8.93

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.
Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Peak Optimization Flags (Continued)

657.xz_s: basepeak = yes

C++ benchmarks:
620.omnetpp_s: basepeak = yes
623.xalancbmk_s: basepeak = yes
631.deepsjeng_s: basepeak = yes
641.leela_s: basepeak = yes

Fortran benchmarks:
648.exchange2_s: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml