



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042


Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020



Hardware		Software	
CPU Name:	Intel Xeon Silver 4210	OS:	CentOS Linux release 8.3.2011
Max MHz:	3200		Kernel 4.18.0-240.el8.x86_64
Nominal:	2200		4.18.0-240.el8.x86_64
Enabled:	20 cores, 2 chips, 2 threads/core	Compiler:	C/C++: Version 19.1.2.254 of Intel C/C++ Compiler for Linux Build 20200623;
Orderable:	1,2 (chip)s		Fortran: Version 19.1.2.254 of Intel Fortran Compiler for Linux Build 20200623;
Cache L1:	32 KB I + 32 KB D on chip per core	Parallel:	Yes
L2:	1 MB I+D on chip per core	Firmware:	Version 3.4 released Nov-2020
L3:	13.75 MB I+D on chip per chip	File System:	xfs
Other:	None	System State:	Run level 3 (multi user)
Memory:	384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)	Base Pointers:	64-bit
Storage:	1 x 480 GB SATA SSD	Peak Pointers:	64-bit
Other:	None	Other:	jemalloc memory allocator V5.0.1
		Power Management:	BIOS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	20	168	351	168	351	168	351	20	170	347	168	351	167	352
607.cactuBSSN_s	20	185	90.1	182	91.5	191	87.5	20	185	90.1	182	91.5	191	87.5
619.lbm_s	20	80.4	65.1	81.3	64.5	80.6	65.0	20	80.4	65.1	81.3	64.5	80.6	65.0
621.wrf_s	20	178	74.3	180	73.5	179	73.9	20	169	78.0	170	77.6	170	77.9
627.cam4_s	20	190	46.6	190	46.7	190	46.6	20	190	46.6	190	46.7	190	46.6
628.pop2_s	20	215	55.3	213	55.7	214	55.5	20	215	55.3	213	55.7	214	55.5
638.imagick_s	20	347	41.5	346	41.6	346	41.7	20	347	41.5	346	41.6	346	41.7
644.nab_s	20	161	109	161	109	161	109	40	135	129	136	129	135	129
649.fotonik3d_s	20	137	66.5	136	67.1	137	66.3	20	137	66.4	139	65.6	137	66.4
654.roms_s	20	218	72.2	217	72.7	218	72.3	20	218	72.2	217	72.7	218	72.3
SPECspeed®2017_fp_base =			78.2											
SPECspeed®2017_fp_peak =			80.0											

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP_AFFINITY = "granularity=fine,compact,1,0"

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

MALLOC_CONF = "retain:true"

OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 2x Intel Cascade Lake 4214R CPU + 384 GB RAM memory using Centos 8.2 x86_64

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3 > /proc/sys/vm/drop_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the Centos 8.2 x86_64, and the system compiler gcc 4.8.5

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

General Notes (Continued)

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Power Technology = Custom
Power Performance Tuning = BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode = Maximum Performance
SNC = Enable
Stale AtoS = Disable
IMC Interleaving = 1-way Interleave
Patrol Scrub = Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6538 of 2020-09-24 e8664e66d2d7080afeaa89d4b38e2f1c
running on localhost.localdomain Sat Feb 27 05:13:23 2021

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz
2 "physical id"s (chips)
40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210 CPU @ 2.20GHz

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

Platform Notes (Continued)

```

Stepping: 7
CPU MHz: 1257.720
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4400.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cdp_13
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmil hle avx2 smep bmi2 erms
invpcid cqmq mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt
avx512cd avx512bw avx512vl xsaveropt xsavec xgetbv1 xsaves cqmq_llc cqmq_occu_llc
cqmq_mbmm_total cqmq_mbmm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear
flush_lld arch_capabilities

```

```
/proc/cpuinfo cache data
cache size : 14080 KB
```

```
From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a
physical chip.
```

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
node 0 size: 185188 MB
node 0 free: 161834 MB
node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
node 1 size: 186668 MB
node 1 free: 178596 MB
node distances:
node 0 1
 0: 10 21
 1: 21 10

```

```
From /proc/meminfo
MemTotal: 394870792 kB
HugePages_Total: 0
Hugepagesize: 2048 kB
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Feb-2021

Hardware Availability: Aug-2020

Software Availability: Dec-2020

Platform Notes (Continued)

```
/sbin/tuned-adm active
    Current active profile: throughput-performance

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
    performance

From /etc/*release* /etc/*version*
centos-release: CentOS Linux release 8.3.2011
centos-release-upstream: Derived from Red Hat Enterprise Linux 8.3
os-release:
    NAME="CentOS Linux"
    VERSION="8"
    ID="centos"
    ID_LIKE="rhel fedora"
    VERSION_ID="8"
    PLATFORM_ID="platform:el8"
    PRETTY_NAME="CentOS Linux 8"
    ANSI_COLOR="0;31"
redhat-release: CentOS Linux release 8.3.2011
system-release: CentOS Linux release 8.3.2011
system-release-cpe: cpe:/o:centos:centos:8

uname -a:
Linux localhost.localdomain 4.18.0-240.el8.x86_64 #1 SMP Fri Sep 25 19:48:47 UTC 2020
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):
 CVE-2018-3620 (L1 Terminal Fault):
 Microarchitectural Data Sampling:
 CVE-2017-5754 (Meltdown):
 CVE-2018-3639 (Speculative Store Bypass):

CVE-2017-5753 (Spectre variant 1):

CVE-2017-5715 (Spectre variant 2):

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
 CVE-2019-11135 (TSX Asynchronous Abort):

KVM: Mitigation: Split huge pages
 Not affected
 Not affected
 Not affected
 Mitigation: Speculative Store
 Bypass disabled via prctl and
 seccomp
 Mitigation: usercopy/swaps
 barriers and __user pointer
 sanitization
 Mitigation: Enhanced IBRS, IBPB:
 conditional, RSB filling
 Mitigation: TSX disabled

run-level 3 Feb 25 02:33

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
------------	------	------	------	-------	------	------------

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

Platform Notes (Continued)

```
/dev/mapper/cl-home xfs 372G 41G 332G 11% /home
```

```
From /sys/devices/virtual/dmi/id
  Vendor:          Tyrone Systems
  Product:         X11DPi-N(T)
  Product Family: SMC X11
  Serial:          123456789
```

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

```
 4x NO DIMM NO DIMM
 12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400
```

BIOS:

```
  BIOS Vendor:      American Megatrends Inc.
  BIOS Version:     3.4
  BIOS Date:        11/23/2020
  BIOS Revision:    5.14
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C           | 619.lbm_s(base, peak) 638.imagick_s(base, peak)
           | 644.nab_s(base, peak)
-----
```

```
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.2.254 Build 20200623
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C++, C, Fortran | 607.cactuBSSN_s(base, peak)
-----
```

```
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.2.254 Build 20200623
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.2.254 Build 20200623
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.254 Build 20200623
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

Compiler Version Notes (Continued)

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)
| 654.roms_s(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.254 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

=====

Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak)
| 628.pop2_s(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.2.254 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.2.254 Build 20200623

Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Feb-2021

Hardware Availability: Aug-2020

Software Availability: Dec-2020

Base Portability Flags (Continued)

```
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-m64 -std=c11 -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
```

Fortran benchmarks:

```
-m64 -Wl,-z,muldefs -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-DSPEC_OPENMP -mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Sponsor: Netweb Pte Ltd

Tested by: Tyrone Systems

Test Date: Feb-2021

Hardware Availability: Aug-2020

Software Availability: Dec-2020

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

619.lbm_s: basepeak = yes

638.imagick_s: basepeak = yes

644.nab_s: -m64 -std=c11 -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-64/lib -ljemalloc

Fortran benchmarks:

603.bwaves_s: -m64 -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -qopenmp -nostandard-realloc-lhs
-mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-64/lib -ljemalloc

649.fotonik3d_s: Same as 603.bwaves_s

654.roms_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf_s: -m64 -std=c11 -Wl,-z,muldefs -prof-gen(pass 1)
-prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems

(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DS400TN-55R
(2.20 GHz, Intel Xeon Silver 4210)

SPECspeed®2017_fp_base = 78.2

SPECspeed®2017_fp_peak = 80.0

CPU2017 License: 006042

Test Date: Feb-2021

Test Sponsor: Netweb Pte Ltd

Hardware Availability: Aug-2020

Tested by: Tyrone Systems

Software Availability: Dec-2020

Peak Optimization Flags (Continued)

621.wrf_s (continued):

```
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-mbranches-within-32B-boundaries -nostandard-realloc-lhs
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

627.cam4_s: basepeak = yes

628.pop2_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactuBSSN_s: basepeak = yes

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.html
<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.html>

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic19.lul-official-linux64_revA.xml
<http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.5 on 2021-02-27 05:13:23-0500.

Report generated on 2021-03-16 15:32:00 by CPU2017 PDF formatter v6255.

Originally published on 2021-03-16.