SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrade®2017_int_base = 187
SPECrade®2017_int_peak = 193

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2021
Hardware Availability: Apr-2019
Software Availability: Jul-2021

500.perlbench_r 64
502.gcc_r 64
505.mcf_r 64
520.omnetpp_r 64
523.xalancbmk_r 64
525.x264_r 64
531.deepsjeng_r 64
541.leela_r 64
548.exchange2_r 64
557.xz_r 64

Hardware
CPU Name: Intel Xeon Silver 4216
Max MHz: 3200
Nominal: 2100
Enabled: 32 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 22 MB I+D on chip per chip
Other: None
Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933P-R, running at 2400)
Storage: 1 x 480 GB SATA SSD
Other: None

Software
OS: CentOS Linux release 8.4.2105
Compiler: C/C++: Version 2021.1 of Intel oneAPI DPC++/C++ Compiler Build 20201113 for Linux;
Fortran: Version 2021.1 of Intel Fortran Compiler Classic Build 20201112 for Linux;
C/C++: Version 2021.1 of Intel C/C++ Compiler Classic Build 20201112 for Linux
Parallel: No
Firmware: Version V8.104 released Jul-2021
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS set to prefer performance at the cost of additional power usage.
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

SPECRate®2017_int_base = 187
SPECRate®2017_int_peak = 193

Test Date: Aug-2021
Hardware Availability: Apr-2019
Software Availability: Jul-2021

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>800</td>
<td>127</td>
<td>805</td>
<td>127</td>
<td>804</td>
<td>127</td>
<td>64</td>
<td>695</td>
<td>147</td>
<td>694</td>
<td>147</td>
<td>692</td>
<td>147</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>604</td>
<td>150</td>
<td>608</td>
<td>149</td>
<td>607</td>
<td>149</td>
<td>64</td>
<td>530</td>
<td>171</td>
<td>530</td>
<td>171</td>
<td>529</td>
<td>171</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>333</td>
<td>311</td>
<td>332</td>
<td>311</td>
<td>329</td>
<td>314</td>
<td>64</td>
<td>333</td>
<td>311</td>
<td>332</td>
<td>311</td>
<td>329</td>
<td>314</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>668</td>
<td>126</td>
<td>669</td>
<td>126</td>
<td>668</td>
<td>126</td>
<td>64</td>
<td>668</td>
<td>126</td>
<td>669</td>
<td>126</td>
<td>668</td>
<td>126</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>279</td>
<td>242</td>
<td>280</td>
<td>242</td>
<td>280</td>
<td>241</td>
<td>64</td>
<td>279</td>
<td>242</td>
<td>280</td>
<td>242</td>
<td>280</td>
<td>241</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>300</td>
<td>373</td>
<td>302</td>
<td>371</td>
<td>302</td>
<td>371</td>
<td>64</td>
<td>295</td>
<td>380</td>
<td>296</td>
<td>379</td>
<td>296</td>
<td>379</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>502</td>
<td>146</td>
<td>502</td>
<td>146</td>
<td>502</td>
<td>146</td>
<td>64</td>
<td>502</td>
<td>146</td>
<td>502</td>
<td>146</td>
<td>502</td>
<td>146</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>752</td>
<td>141</td>
<td>751</td>
<td>141</td>
<td>747</td>
<td>142</td>
<td>64</td>
<td>752</td>
<td>141</td>
<td>751</td>
<td>141</td>
<td>747</td>
<td>142</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>485</td>
<td>345</td>
<td>486</td>
<td>345</td>
<td>487</td>
<td>345</td>
<td>64</td>
<td>485</td>
<td>345</td>
<td>486</td>
<td>345</td>
<td>487</td>
<td>345</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>615</td>
<td>112</td>
<td>615</td>
<td>112</td>
<td>611</td>
<td>113</td>
<td>64</td>
<td>601</td>
<td>115</td>
<td>601</td>
<td>115</td>
<td>601</td>
<td>115</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
"/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled locally by Netweb
Transparent Huge Pages enabled by default
Prior to runcpu invocation
filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:

(Continued on next page)
General Notes (Continued)

numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Power Technology set to Custom
Power Performance Tuning set to BIOS Controls EPB
ENERGY_PERF_BIAS_CFG mode set to Performance
LLC Dead Line Alloc set to Disable

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acaf64d
running on spec Mon Aug 16 04:51:44 2021

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
  2  "physical id"s (chips)
  64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 16
siblings : 32
physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu from util-linux 2.32.1:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 64
On-line CPU(s) list: 0-63
Thread(s) per core: 2

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_int_base = 187
SPECrate®2017_int_peak = 193

CPU2017 License: 006042
Test Date: Aug-2021
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Software Availability: Jul-2021

Platform Notes (Continued)

Core(s) per socket: 16
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
BIOS Vendor ID: Intel(R) Corporation
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
BIOS Model name: Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz
Stepping: 7
CPU MHz: 2816.919
CPU max MHz: 3200.0000
CPU min MHz: 800.0000
BogoMIPS: 4200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-15,32-47
NUMA node1 CPU(s): 16-31,48-63
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_pmm ssbd mba ibrs ibpb ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms
invpcid cqm mpx rdt_a avx512if xsaveopt clflushopt clwb intel_pt
avx512cd avx512bw avx512v1 xsaveopt xsaves cqm_llc cqm_occup_llc

cache size : 22528 KB

From numactl --hardware
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 32 33 34 35 36 37 38 39 40 41 42 43
44 45 46 47
node 0 size: 192106 MB
node 0 free: 191682 MB
node 1 cpus: 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 48 49 50 51 52 53 54 55 56
57 58 59 60 61 62 63
node 1 size: 193491 MB

(Continued on next page)
Platform Notes (Continued)

node 1 free: 192657 MB
node distances:
  node 0 1
  0: 10 21
  1: 21 10

From /proc/meminfo
  MemTotal: 394851996 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

/sbin/tuned-adm active
  Current active profile: throughput-performance

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has performance

From /etc/*release* /etc/*version*
  centos-release: CentOS Linux release 8.4.2105
  centos-release-upstream: Derived from Red Hat Enterprise Linux 8.4
  os-release:
    NAME="CentOS Linux"
    VERSION="8"
    ID="centos"
    ID_LIKE="rhel fedora"
    VERSION_ID="8"
    PLATFORM_ID="platform:el8"
   PRETTY_NAME="CentOS Linux 8"
    ANSI_COLOR="0;31"
  redhat-release: CentOS Linux release 8.4.2105
  system-release: CentOS Linux release 8.4.2105
  system-release-cpe: cpe:/o:centos:centos:8

uname -a:
  Linux spec 4.18.0-305.3.1.el8.x86_64 #1 SMP Tue Jun 1 16:14:33 UTC 2021 x86_64 x86_64
  x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):
  KVM: Mitigation: Split huge pages
CVE-2018-3620 (L1 Terminal Fault):
  Not affected
Microarchitectural Data Sampling:
  Not affected
CVE-2017-5754 (Meltdown):
  Not affected
CVE-2018-3639 (Speculative Store Bypass):
  Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):
  Mitigation: usercopy/swapgs

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_int_base = 187
SPECrate®2017_int_peak = 193

<table>
<thead>
<tr>
<th>CPU2017 License: 006042</th>
<th>Test Date: Aug-2021</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Netweb Pte Ltd</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Tyrone Systems</td>
<td>Software Availability: Jul-2021</td>
</tr>
</tbody>
</table>

Platform Notes (Continued)

barriers and __user pointer sanitation
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2017-5715 (Spectre variant 2):
Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling
CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected
CVE-2019-11135 (TSX Asynchronous Abort):
Mitigation: TSX disabled

run-level 3 Aug 16 04:48

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/mapper/cl-home xfs 372G 198G 174G 54% /home

From /sys/devices/virtual/dmi/id
Vendor: Tyrone Systems
Product: Tyrone Camarero DIT400TR-28RL
Product Family: empty
Serial: empty

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

BIOS:
BIOS Vendor: American Megatrends Inc.
BIOS Version: V8.104
BIOS Date: 07/27/2021
BIOS Revision: 5.14
Firmware Revision: 6.1

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 500.perlbench_r(peak) 557.xz_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R)
64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
==============================================================================

(Continued on next page)
## Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
</table>

Intel(R) oneAPI DPC+/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base) |

Intel(R) oneAPI DPC+/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| C | 500.perlbench_r(peak) 557.xz_r(peak) |

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| C | 502.gcc_r(peak) |

Intel(R) oneAPI DPC+/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base) |

Intel(R) oneAPI DPC+/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

---

| C | 500.perlbench_r(peak) 557.xz_r(peak) |

Intel(R) C Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_int_base = 187
SPECrate®2017_int_peak = 193

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems
Test Date: Aug-2021
Hardware Availability: Apr-2019
Software Availability: Jul-2021

Compiler Version Notes (Continued)

C       | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak)
        | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2021.1 Build 20201113
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler Classic for applications running on Intel(R) 64, Version 2021.1 Build 20201112_000000
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icx

C++ benchmarks:
icpx

Fortran benchmarks:
ifort
SPEC CPU®2017 Integer Rate Result

Copyright 2017-2021 Standard Performance Evaluation Corporation

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)

Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_int_base = 187
SPECrate®2017_int_peak = 193

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2021
Hardware Availability: Apr-2019
Software Availability: Jul-2021

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-w -std=c11 -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math
-fflto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

C++ benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -fflto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

Fortran benchmarks:
-w -m64 -Wl,-z,muldefs -xCORE-AVX512 -O3 -ipo -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-auto -mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

Peak Compiler Invocation

C benchmarks (except as noted below):
icx

500.perlbench_r: icx

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Tyrone Systems
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

SPECrate®2017_int_base = 187
SPECrate®2017_int_peak = 193

CPU2017 License: 006042
Test Sponsor: Netweb Pte Ltd
Tested by: Tyrone Systems

Test Date: Aug-2021
Hardware Availability: Apr-2019
Software Availability: Jul-2021

Peak Compiler Invocation (Continued)

557.xz_r: icc

C++ benchmarks:
icc

Fortran benchmarks:
ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/intel64_lin
-1qkmalloc

502.gcc_r: -m32
-L/opt/intel/oneapi/compiler/2021.1.1/linux/compiler/lib/ia32_lin
-std=gnu89 -Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdump(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qopt-mem-layout-trans=4
-mbranches-within-32B-boundaries
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: basepeak = yes

(Continued on next page)
**SPEC CPU®2017 Integer Rate Result**

**Tyrone Systems**
(Test Sponsor: Netweb Pte Ltd)
Tyrone Camarero DIT400TR-28RL
(2.10 GHz, Intel Xeon Silver 4216)

| SPECrate®2017_int_base = 187 |
| SPECrate®2017_int_peak = 193 |

CPU2017 License: 006042  
Test Date: Aug-2021  
Test Sponsor: Netweb Pte Ltd  
Hardware Availability: Apr-2019  
Tested by: Tyrone Systems  
Software Availability: Jul-2021

---

**Peak Optimization Flags (Continued)**


C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: basepeak = yes

531.deepsjeng_r: basepeak = yes

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

---

The flags files that were used to format this result can be browsed at:


http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.html

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic2021-official-linux64_revA.xml

http://www.spec.org/cpu2017/flags/Tyrone-Platform-Settings-V1.2-CLX-revI.xml

---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2021-08-16 04:51:43-0400.
Report generated on 2021-09-21 16:17:14 by CPU2017 PDF formatter v6442.
Originally published on 2021-09-21.