



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024



Hardware

CPU Name: AMD EPYC 9645
Max MHz: 3700
Nominal: 2300
Enabled: 192 cores, 2 chips
Orderable: 1,2 chips
Cache L1: 32 KB I + 48 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 256 MB I+D on chip per chip, 32 MB shared / 12 cores
Other: None
Memory: 1536 GB (24 x 64 GB 2Rx4 PC5-6400B-R, running at 6000)
Storage: 1 x 960 GB SATA SSD
Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
kernel version 6.4.0-150600.21-default
Compiler: C/C++/Fortran: Version 5.0.0 of AOCC
Parallel: Yes
Firmware: Version 4.3.6 released Oct-2024
File System: btrfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 64-bit
Other: None
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage.



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
600.perlbench_s	192	<u>173</u>	<u>10.2</u>	174	10.2	173	10.2	192	<u>173</u>	<u>10.2</u>	174	10.2	173	10.2
602.gcc_s	192	<u>264</u>	<u>15.1</u>	264	15.1	266	15.0	1	264	15.1	<u>264</u>	<u>15.1</u>	263	15.1
605.mcf_s	192	185	25.6	<u>185</u>	<u>25.6</u>	185	25.5	1	177	26.7	178	26.6	<u>178</u>	<u>26.6</u>
620.omnetpp_s	192	<u>134</u>	<u>12.1</u>	132	12.3	134	12.1	192	<u>134</u>	<u>12.1</u>	132	12.3	134	12.1
623.xalancbmk_s	192	59.6	23.8	<u>59.7</u>	<u>23.7</u>	59.8	23.7	1	53.7	26.4	54.6	25.9	<u>54.4</u>	<u>26.0</u>
625.x264_s	192	<u>68.5</u>	<u>25.7</u>	68.7	25.7	68.5	25.7	192	<u>68.5</u>	<u>25.7</u>	68.7	25.7	68.5	25.7
631.deepsjeng_s	192	189	7.59	188	7.64	<u>188</u>	<u>7.61</u>	1	191	7.49	187	7.65	<u>188</u>	<u>7.62</u>
641.leela_s	192	290	5.88	<u>290</u>	<u>5.88</u>	291	5.86	1	288	5.92	<u>289</u>	<u>5.90</u>	290	5.89
648.exchange2_s	192	90.9	32.3	91.1	32.3	<u>90.9</u>	<u>32.3</u>	192	90.9	32.3	91.1	32.3	<u>90.9</u>	<u>32.3</u>
657.xz_s	192	237	26.1	237	26.1	<u>237</u>	<u>26.1</u>	192	237	26.1	237	26.1	<u>237</u>	<u>26.1</u>

SPECspeed®2017_int_base = **16.0**

SPECspeed®2017_int_peak = **16.2**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.
To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run
variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

To enable Transparent Hugepages (THP) only on request for base runs,
'echo madvise > /sys/kernel/mm/transparent_hugepage/enabled' run as root.
To enable THP for all allocations for peak runs,
'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

GOMP_CPU_AFFINITY = "0-191"

LD_LIBRARY_PATH =

"/home/cpu2017/amd_speed_aocc500_znver5_A_lib/lib:/home/cpu2017/amd_speed_aocc500_znver5_A_lib/lib32:"

LIBOMP_NUM_HIDDEN_HELPER_THREADS = "0"

MALLOC_CONF = "retain:true"

OMP_DYNAMIC = "false"

OMP_SCHEDULE = "static"

OMP_STACKSIZE = "128M"

OMP_THREAD_LIMIT = "192"

Environment variables set by runcpu during the 602.gcc_s peak run:

GOMP_CPU_AFFINITY = "0"

Environment variables set by runcpu during the 605.mcf_s peak run:

GOMP_CPU_AFFINITY = "0"

Environment variables set by runcpu during the 623.xalancbmk_s peak run:

GOMP_CPU_AFFINITY = "0"

Environment variables set by runcpu during the 631.deepsjeng_s peak run:

GOMP_CPU_AFFINITY = "0"

Environment variables set by runcpu during the 641.leela_s peak run:

GOMP_CPU_AFFINITY = "0"

General Notes

Binaries were compiled on a system with 2x AMD EPYC 9D64 CPU + 500GiB Memory using Ubuntu 22.04

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS settings:

SMT Mode set to Disabled

NUMA nodes per socket set to NPS2

Determinism Slider set to Power

DF C-States set to Disabled

Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197

running on localhost Tue Feb 4 17:53:42 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS
```

```
-----
1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux
```

```
-----
2. w
17:53:42 up 5 min,  3 users,  load average: 0.23, 0.45, 0.25
USER      TTY      FROM            LOGIN@   IDLE   JCPU   PCPU WHAT
root      tty1      -              17:51    22.00s  0.94s  0.07s /bin/bash ./amd_speed_aocc500_znver5_A1.sh
```

```
-----
3. Username
From environment variable $USER:  root
```

```
-----
4. ulimit -a
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size               (blocks, -f) unlimited
pending signals         (-i) 6190544
max locked memory       (kbytes, -l) 2097152
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size               (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                (seconds, -t) unlimited
max user processes      (-u) 6190544
virtual memory          (kbytes, -v) unlimited
file locks              (-x) unlimited
```

```
-----
5. sysinfo process ancestry
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
login -- root
-bash
python3 ./run_amd_speed_aocc500_znver5_A1.py -b intspeed
/bin/bash ./amd_speed_aocc500_znver5_A1.sh
runcpu --config amd_speed_aocc500_znver5_A1.cfg --tune all --reportable --iterations 3 intspeed
runcpu --configfile amd_speed_aocc500_znver5_A1.cfg --tune all --reportable --iterations 3 --nopower
--runmode speed --tune base:peak --size test:train:refspeed intspeed --nopreenv --note-preenv --logfile
$SPEC/tmp/CPU2017.001/temlogs/preenv.intspeed.001.0.log --lognum 001.0 --from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : AMD EPYC 9645 96-Core Processor
vendor_id       : AuthenticAMD
cpu family      : 26
model           : 17
stepping        : 0
microcode       : 0xb101021
bugs            : sysret_ss_attrs spectre_v1 spectre_v2 spec_store_bypass
TLB size        : 192 4K pages
cpu cores       : 96
siblings        : 96
2 physical ids (chips)
192 processors (hardware threads)
physical id 0:  core ids 0-11,16-27,32-43,48-59,64-75,80-91,96-107,112-123
physical id 1:  core ids 0-11,16-27,32-43,48-59,64-75,80-91,96-107,112-123
physical id 0:  apicids 0-11,16-27,32-43,48-59,64-75,80-91,96-107,112-123
physical id 1:  apicids 128-139,144-155,160-171,176-187,192-203,208-219,224-235,240-251
```

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Address sizes:	52 bits physical, 57 bits virtual
Byte Order:	Little Endian
CPU(s):	192
On-line CPU(s) list:	0-191
Vendor ID:	AuthenticAMD
BIOS Vendor ID:	Advanced Micro Devices, Inc.
Model name:	AMD EPYC 9645 96-Core Processor
BIOS Model name:	AMD EPYC 9645 96-Core Processor
BIOS CPU family:	107
CPU family:	26
Model:	17
Thread(s) per core:	1
Core(s) per socket:	96
Socket(s):	2
Stepping:	0
Frequency boost:	enabled
CPU(s) scaling MHz:	64%
CPU max MHz:	3710.5459
CPU min MHz:	1500.0000
BogoMIPS:	4593.13
Flags:	fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb
rdtscp lm constant_tsc rep_good amd_lbr_v2 nopl nonstop_tsc cpuid
extd_apicid aperfmperf rapl pni pclmulqdq monitor ssse3 fma cx16 pcid
sse4_1 sse4_2 x2apic movbe popcnt aes xsave avx f16c rdrand lahf_lm
cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch
osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext
perfctr_llc mwaitx cpb cat_l3 cdp_l3 hw_pstate ssbd mba perfmon_v2
ibrs ibpb stibp ibrs_enhanced vmmcall fsgsbase tsc_adjust bmi1 avx2
smep bmi2 erms invpcid cqm rdt_a avx512f avx512dq rdseed adx smap
avx512ifma clflushopt clwb avx512cd sha_ni avx512bw avx512vl xsaveopt
xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local user_shstk avx_vnni avx512_bf16 clzero irperf
xsaveerptr rdpru wbnoinvd amd_ppin cppc arat npt lbrv svm_lock
nrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter
pfthreshold avic v_vmsave_vmload vgif x2avic v_spec_ctrl vnmi
avx512vbmi umip pku ospke avx512_vbmi2 gfni vaes vpclmulqdq
avx512_vnni avx512_bitalg avx512_vpopcntdq la57 rdpid bus_lock_detect
movdiri movdir64b overflow_recov succor smca fsrm avx512_vp2intersect
flush_lld debug_swap

AMD-V

9 MiB (192 instances)

6 MiB (192 instances)

192 MiB (192 instances)

512 MiB (16 instances)

4

0-47

48-95

96-143

144-191

Not affected

Not affected

Not affected

Not affected

Not affected

Not affected

Not affected

Not affected

Not affected

Mitigation; Speculative Store Bypass disabled via prctl

Mitigation; usercopy/swapgs barriers and __user pointer sanitization

Mitigation; Enhanced / Automatic IBRS; IBPB conditional; STIBP
disabled; RSB filling; PBRSE-eIBRS Not affected; BHI Not affected

Not affected

Not affected

Virtualization:

L1d cache:

L1i cache:

L2 cache:

L3 cache:

NUMA node(s):

NUMA node0 CPU(s):

NUMA node1 CPU(s):

NUMA node2 CPU(s):

NUMA node3 CPU(s):

Vulnerability Gather data sampling:

Vulnerability Itlb multihit:

Vulnerability L1tf:

Vulnerability Mds:

Vulnerability Meltdown:

Vulnerability Mmio stale data:

Vulnerability Reg file data sampling:

Vulnerability Retbleed:

Vulnerability Spec rstack overflow:

Vulnerability Spec store bypass:

Vulnerability Spectre v1:

Vulnerability Spectre v2:

Vulnerability Srbds:

Vulnerability Tsx async abort:

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	9M	12	Data	1	64	1	64
L1i	32K	6M	8	Instruction	1	64	1	64
L2	1M	192M	16	Unified	2	1024	1	64
L3	32M	512M	16	Unified	3	32768	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)

node 0 cpus: 0-47

node 0 size: 386640 MB

node 0 free: 385113 MB

node 1 cpus: 48-95

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

```
node 1 size: 387059 MB
node 1 free: 386034 MB
node 2 cpus: 96-143
node 2 size: 387020 MB
node 2 free: 386530 MB
node 3 cpus: 144-191
node 3 size: 386941 MB
node 3 free: 386615 MB
node distances:
node  0  1  2  3
0:  10  12  32  32
1:  12  10  32  32
2:  32  32  10  12
3:  32  32  12  10
```

```
9. /proc/meminfo
MemTotal:      1584806420 kB
```

```
10. who -r
run-level 3 Feb 4 17:50
```

```
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
Default Target   Status
multi-user       running
```

```
12. Services, from systemctl list-unit-files
STATE UNIT FILES
enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance iscsi
issue-generator kbdsettings klog lvm2-monitor nscd postfix purge-kernels rollback rsyslog
smartd sshd systemd-pstore virtqemud wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6
wickedd-nanny
enabled-runtime systemd-remount-fs
disabled autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait
chronyd console-getty cups cups-browsed debug-shell dnsmasq ebttables exchange-bmc-os-info
firewalld fsidd gpm grub2-once haveged hv_fcopy_daemon hv_kvp_daemon hv_vss_daemon
hwloc-dump-hwdata ipmi ipmievdev iscsi-init iscsid issue-add-ssh-keys kexec-load ksm
kvm_stat libvirt-guests lunmask man-db-create multipathd nfs nfs-blkmap nfs-server
nfsserver rpcbind rpmconfigcheck rsyncd rtkit-daemon serial-getty@ smartd_generate_opts
snmpd snmptrapd strongswan strongswan-starter svnserve systemd-boot-check-no-failures
systemd-confext systemd-network-generator systemd-nspawn@ systemd-sysext
systemd-time-wait-sync systemd-timesyncd tcsd udisks2 virtinterfaced virtlockd virtlogd
virtnetworkd virtnodevdev virtnwfilterd virtsecret d virtstoraged
indirect pcsd systemd-userdbd tftp wickedd
```

```
13. Linux kernel boot-time arguments, from /proc/cmdline
BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=c83597cb-e37b-43a6-bd1c-58cd7f1f9316
splash=silent
mitigations=auto
quiet
security=apparmor
```

```
14. cpupower frequency-info
analyzing CPU 0:
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

current policy: frequency should be within 1.50 GHz and 2.30 GHz.
The governor "performance" may decide which speed to use
within this range.

boost state support:

Supported: yes

Active: yes

```
-----
15. sysctl
kernel.numa_balancing      1
kernel.randomize_va_space  0
vm.compaction_proactiveness 20
vm.dirty_background_bytes  0
vm.dirty_background_ratio  10
vm.dirty_bytes             0
vm.dirty_expire_centisecs  3000
vm.dirty_ratio             8
vm.dirty_writeback_centisecs 500
vm.dirtytime_expire_seconds 43200
vm.extfrag_threshold       500
vm.min_unmapped_ratio      1
vm.nr_hugepages            0
vm.nr_hugepages_mempolicy  0
vm.nr_overcommit_hugepages 0
vm.swappiness              1
vm.watermark_boost_factor  15000
vm.watermark_scale_factor  10
vm.zone_reclaim_mode       1
-----
```

```
-----
16. /sys/kernel/mm/transparent_hugepage
defrag      [always] defer+madvise madvise never
enabled     [always] madvise never
hpage_pmd_size 2097152
shmem_enabled always within_size advise [never] deny force
-----
```

```
-----
17. /sys/kernel/mm/transparent_hugepage/khugepaged
alloc_sleep_millisecs 60000
defrag                1
max_ptes_none         511
max_ptes_shared       256
max_ptes_swap         64
pages_to_scan         4096
scan_sleep_millisecs  10000
-----
```

```
-----
18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6
-----
```

```
-----
19. Disk information
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda2 btrfs 224G 8.5G 211G 4% /home
-----
```

```
-----
20. /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
-----
```

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Platform Notes (Continued)

Product: UCSC-C245-M8SX
Serial: WZP2750Z0CS

21. dmidecode

Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

24x 0xCE00 M321R8GA0PB2-CCPEC 64 GB 2 rank 6400, configured at 6000

22. BIOS

(This section combines info from /sys/devices and dmidecode.)

BIOS Vendor: Cisco Systems, Inc.
BIOS Version: C245M8.4.3.6.68.1001241428
BIOS Date: 10/01/2024
BIOS Revision: 5.35

Compiler Version Notes

```
C | 600.perlbench_s(base, peak) 602.gcc_s(base, peak) 605.mcf_s(base, peak) 625.x264_s(base, peak)
  | 657.xz_s(base, peak)
```

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

```
C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak) 631.deepsjeng_s(base, peak)
    | 641.leela_s(base, peak)
```

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

```
Fortran | 648.exchange2_s(base, peak)
```

AMD clang version 17.0.6 (CLANG: AOCC_5.0.0-Build#1316 2024_09_09)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc/aocc-compiler-rel-5.0.0-4925-1316/bin

Base Compiler Invocation

C benchmarks:
clang

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Base Compiler Invocation (Continued)

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Base Portability Flags

600.perlbench_s: -DSPEC_LINUX_X64 -DSPEC_LP64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LINUX -DSPEC_LP64
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-allow-multiple-definition -Wl,-mllvm -Wl,-extra-inliner -O3
-march=znver5 -fveclib=AMDLIBM -ffast-math -fopenmp -DSPEC_OPENMP
-flto -fremap-arrays -fstrip-mining -fstruct-layout=7
-mllvm -inline-threshold=1000 -mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=50 -zopt -fopenmp=libomp -lomp -lamdlibm
-lflang -lamdalloc

C++ benchmarks:

-m64 -std=c++14 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver5
-fveclib=AMDLIBM -ffast-math -fopenmp -DSPEC_OPENMP -flto
-mllvm -loop-unswitch-threshold=200000
-mllvm -reduce-array-computations=3 -mllvm -unroll-threshold=100 -zopt
-fvirtual-function-elimination -fvisibility=hidden -fopenmp=libomp
-lomp -lamdlibm -lflang -lamdalloc-ext

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Base Optimization Flags (Continued)

Fortran benchmarks:

-m64 -Wl, -mllvm -Wl, -align-all-nofallthru-blocks=6
-Wl, -mllvm -Wl, -reduce-array-computations=3
-Wl, -mllvm -Wl, -enable-iv-split -Wl, -mllvm -Wl, -inline-recursion=4
-Wl, -mllvm -Wl, -lsr-in-nested-loop -O3 -march=znver5 -fveclib=AMDLIBM
-ffast-math -fopenmp -flto -mllvm -optimize-strided-mem-cost
-mllvm -unroll-aggressive -mllvm -unroll-threshold=150 -fopenmp=libomp
-lomp -lamdlibm -lflang -lamdalloc

Base Other Flags

C benchmarks:

-Wno-return-type -Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

Peak Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang

Peak Portability Flags

Same as Base Portability Flags



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Peak Optimization Flags

C benchmarks:

600.perlbench_s: basepeak = yes

602.gcc_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-allow-multiple-definition
-Wl,-mllvm -Wl,-extra-inliner -Ofast -march=znver5
-fveclib=AMDLIBM -ffast-math -fopenmp -flto
-DSPEC_OPENMP -fremap-arrays -fstrip-mining
-fstruct-layout=9 -mllvm -inline-threshold=1000
-mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=50 -zopt -fopenmp=libomp -lomp
-lamdlibm -lamdalloc -lflang

605.mcf_s: -m64 -Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-extra-inliner -Ofast -march=znver5
-fveclib=AMDLIBM -ffast-math -fopenmp -flto
-DSPEC_OPENMP -fremap-arrays -fstrip-mining
-fstruct-layout=9 -mllvm -inline-threshold=1000
-mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=50 -zopt -fopenmp=libomp -lomp
-lamdlibm -lamdalloc -lflang

625.x264_s: basepeak = yes

657.xz_s: basepeak = yes

C++ benchmarks:

620.omnetpp_s: basepeak = yes

623.xalancbmk_s: -m64 -std=c++14
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-do-block-reorder=advanced -Ofast
-march=znver5 -fveclib=AMDLIBM -ffast-math -fopenmp
-flto -DSPEC_OPENMP -mllvm -reduce-array-computations=3
-mllvm -unroll-threshold=100 -zopt
-fvirtual-function-elimination -fvisibility=hidden
-mllvm -do-block-reorder=advanced -fopenmp=libomp -lomp
-lamdlibm -lamdalloc-ext -lflang

631.deepsjeng_s: -m64 -std=c++14
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6

(Continued on next page)



SPEC CPU®2017 Integer Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C245 M8 (AMD EPYC 9645
2.30 GHz Processor)

SPECspeed®2017_int_base = 16.0

SPECspeed®2017_int_peak = 16.2

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2025

Hardware Availability: Oct-2024

Software Availability: Sep-2024

Peak Optimization Flags (Continued)

631.deepsjeng_s (continued):

```
-Wl, -mllvm -Wl, -reduce-array-computations=3 -Ofast  
-march=znver5 -fveclib=AMDLIBM -ffast-math -fopenmp  
-flto -DSPEC_OPENMP -mllvm -reduce-array-computations=3  
-mllvm -unroll-threshold=100 -zopt  
-fvirtual-function-elimination -fvisibility=hidden  
-fopenmp=libomp -lomp -lamdlibm -lamdalloc -lflang
```

641.leela_s: Same as 631.deepsjeng_s

Fortran benchmarks:

648.exchange2_s: basepeak = yes

Peak Other Flags

C benchmarks:

-Wno-return-type -Wno-unused-command-line-argument

C++ benchmarks:

-Wno-unused-command-line-argument

Fortran benchmarks:

-Wno-unused-command-line-argument

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc500-flags.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-Turin-v1.0-revB.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc500-flags.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-Turin-v1.0-revB.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-02-04 17:53:42-0500.

Report generated on 2025-04-09 14:56:02 by CPU2017 PDF formatter v6716.

Originally published on 2025-04-09.