



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024



Hardware

CPU Name: Intel Xeon 6505P
 Max MHz: 4100
 Nominal: 2200
 Enabled: 24 cores, 2 chips, 2 threads/core
 Orderable: 1,2 chips
 Cache L1: 64 KB I + 48 KB D on chip per core
 L2: 2 MB I+D on chip per core
 L3: 48 MB I+D on chip per chip
 Other: None
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-6400B-R)
 Storage: 1 x 960 GB SSD
 Other: CPU Cooling: Air

Software

OS: SUSE Linux Enterprise Server 15 SP6
 6.4.0-150600.21-default
 Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++
 Compiler for Linux;
 Fortran: Version 2024.1 of Intel Fortran Compiler
 for Linux;
 Parallel: No
 Firmware: Version 6.0.1a released Jul-2025
 File System: btrfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other: jemalloc memory allocator V5.0.1
 Power Management: BIOS and OS set to prefer performance
 at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2025
Hardware Availability: Feb-2025
Software Availability: Jun-2024

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	350	218	350	218	350	218	48	327	234	327	234	327	234
502.gcc_r	48	298	228	299	227	298	228	48	238	286	238	286	238	286
505.mcf_r	48	171	454	171	453	172	452	48	171	454	171	453	172	452
520.omnetpp_r	48	371	170	369	171	371	170	48	371	170	369	171	371	170
523.xalancbmk_r	48	131	388	131	388	132	385	48	131	388	131	388	132	385
525.x264_r	48	132	635	132	636	132	636	48	127	661	127	661	127	661
531.deepsjeng_r	48	234	235	233	236	234	235	48	234	235	233	236	234	235
541.leela_r	48	391	203	391	204	391	203	48	391	203	391	204	391	203
548.exchange2_r	48	195	645	195	645	195	645	48	195	645	195	645	195	645
557.xz_r	48	437	119	436	119	438	118	48	437	119	436	119	438	118

SPECrate®2017_int_base = **284**

SPECrate®2017_int_peak = **294**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
MALLOC_CONF = "retain:true"

General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Red Hat Enterprise Linux 8.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

General Notes (Continued)

is mitigated in the system as tested and documented.
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5
sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS settings:
Sub NUMA clustering set to Enabled
Hardware prefetcher set to Enabled
Adjacent cache line prefetcher set to Disabled
Patrol scrub set to Disabled
XPT prefetch set to Disabled
LLC prefetch set to Enabled
Enhanced CPU performance set to Auto

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Thu Sep 4 02:30:13 2025

SUT (System Under Test) info as seen by some common utilities.

Table of contents

1. uname -a
2. w
3. Username
4. ulimit -a
5. sysinfo process ancestry
6. /proc/cpuinfo
7. lscpu
8. numactl --hardware
9. /proc/meminfo
10. who -r
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
12. Services, from systemctl list-unit-files
13. Linux kernel boot-time arguments, from /proc/cmdline
14. cpupower frequency-info
15. sysctl
16. /sys/kernel/mm/transparent_hugepage
17. /sys/kernel/mm/transparent_hugepage/khugepaged
18. OS release
19. Disk information
20. /sys/devices/virtual/dmi/id
21. dmidecode
22. BIOS

1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36cle09)
x86_64 x86_64 x86_64 GNU/Linux

2. w
02:30:13 up 4 min, 3 users, load average: 0.02, 0.13, 0.07
USER TTY FROM LOGIN@ IDLE JCPU PCPU WHAT

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2025
Hardware Availability: Feb-2025
Software Availability: Jun-2024

Platform Notes (Continued)

```
root      tty1      -                02:29    5.00s  1.14s  0.21s  -bash
```

3. Username

From environment variable \$USER: root

4. ulimit -a

```
core file size          (blocks, -c) unlimited
data seg size           (kbytes, -d) unlimited
scheduling priority     (-e) 0
file size                (blocks, -f) unlimited
pending signals         (-i) 4125731
max locked memory       (kbytes, -l) 8192
max memory size         (kbytes, -m) unlimited
open files              (-n) 1024
pipe size                (512 bytes, -p) 8
POSIX message queues    (bytes, -q) 819200
real-time priority      (-r) 0
stack size              (kbytes, -s) unlimited
cpu time                 (seconds, -t) unlimited
max user processes      (-u) 4125731
virtual memory          (kbytes, -v) unlimited
file locks               (-x) unlimited
```

5. sysinfo process ancestry

```
/usr/lib/systemd/systemd --switched-root --system --deserialize=42
login -- root
-bash
-bash
runcpu --action=build --action validate --define default-platform-flags --define numcopies=48 -c
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --reportable --iterations 3 --define smt-on --define
cores=24 --define physicalfirst --define invoke_with_interleave --define drop_caches --tune all -o all
intrate
runcpu --action build --action validate --define default-platform-flags --define numcopies=48 --configfile
ic2024.1-lin-sapphirerapids-rate-20240308.cfg --reportable --iterations 3 --define smt-on --define
cores=24 --define physicalfirst --define invoke_with_interleave --define drop_caches --tune all
--output_format all --nopower --runmode rate --tune base:peak --size refrate intrate --nopreenv
--note-preenv --logfile $SPEC/tmp/CPU2017.009/templogs/preenv.intrate.009.0.log --lognum 009.0
--from_runcpu 2
specperl $SPEC/bin/sysinfo
$SPEC = /home/cpu2017
```

6. /proc/cpuinfo

```
model name      : Intel(R) Xeon(R) 6505P
vendor_id      : GenuineIntel
cpu family     : 6
model          : 173
stepping       : 1
microcode      : 0x10003c2
bugs           : spectre_v1 spectre_v2 spec_store_bypass swapgs bhi
cpu cores      : 12
siblings       : 24
2 physical ids (chips)
48 processors (hardware threads)
physical id 0: core ids 0-11
physical id 1: core ids 0-11
physical id 0: apicids 0-23
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2025
Hardware Availability: Feb-2025
Software Availability: Jun-2024

Platform Notes (Continued)

physical id 1: apicids 128-151

Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for virtualized systems. Use the above data carefully.

7. lscpu

From lscpu from util-linux 2.39.3:

```

Architecture:                x86_64
CPU op-mode(s):              32-bit, 64-bit
Address sizes:                46 bits physical, 57 bits virtual
Byte Order:                   Little Endian
CPU(s):                       48
On-line CPU(s) list:         0-47
Vendor ID:                    GenuineIntel
BIOS Vendor ID:              Intel(R) Corporation
Model name:                   Intel(R) Xeon(R) 6505P
BIOS Model name:             Intel(R) Xeon(R) 6505P  CPU @ 2.2GHz
BIOS CPU family:             179
CPU family:                   6
Model:                        173
Thread(s) per core:          2
Core(s) per socket:          12
Socket(s):                    2
Stepping:                     1
CPU(s) scaling MHz:          43%
CPU max MHz:                  4100.0000
CPU min MHz:                  800.0000
BogoMIPS:                     4400.00
Flags:                         fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat
                                pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx
                                pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
                                nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni
                                pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 sse3 sdbg fma cx16
                                xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
                                tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm
                                3dnowprefetch cpuid_fault epb cat_l3 cat_l2 cdp_l3 intel_ppin cdp_l2
                                ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow flexpriority ept
                                vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
                                rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt
                                clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec
                                xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local
                                split_lock_detect user_shstk avx_vnni avx512_bf16 wbnoinvd dtherm ida
                                arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req vnmi avx512vbmi
                                umip pku ospke waitpkg avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni
                                avx512_bitalg tme avx512_vpopcntdq la57 rdpid bus_lock_detect
                                cldemote movdiri movdir64b enqcmd fsrm md_clear serialize tsxldtrk
                                pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile amx_int8 flush_l1d
                                arch_capabilities
Virtualization:               VT-x
L1d cache:                    1.1 MiB (24 instances)
L1i cache:                    1.5 MiB (24 instances)
L2 cache:                     48 MiB (24 instances)
L3 cache:                     96 MiB (2 instances)
NUMA node(s):                 2
NUMA node0 CPU(s):           0-11,24-35
NUMA node1 CPU(s):           12-23,36-47
Vulnerability Gather data sampling: Not affected
Vulnerability Itlb multihit:  Not affected
Vulnerability L1tf:          Not affected

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2025
Hardware Availability: Feb-2025
Software Availability: Jun-2024

Platform Notes (Continued)

Vulnerability Mds:	Not affected
Vulnerability Meltdown:	Not affected
Vulnerability Mmio stale data:	Not affected
Vulnerability Reg file data sampling:	Not affected
Vulnerability Retbleed:	Not affected
Vulnerability Spec rstack overflow:	Not affected
Vulnerability Spec store bypass:	Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:	Mitigation; usercopy/swaps barriers and __user pointer sanitization
Vulnerability Spectre v2:	Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSE-IBRS Not affected; BHI BHI_DIS_S
Vulnerability Srbds:	Not affected
Vulnerability Tsx async abort:	Not affected

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.1M	12	Data	1	64	1	64
L1i	64K	1.5M	16	Instruction	1	64	1	64
L2	2M	48M	16	Unified	2	2048	1	64
L3	48M	96M	16	Unified	3	49152	1	64

8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0-11,24-35
node 0 size: 515423 MB
node 0 free: 514234 MB
node 1 cpus: 12-23,36-47
node 1 size: 516035 MB
node 1 free: 514967 MB
node distances:
node  0  1
  0: 10 21
  1: 21 10

```

9. /proc/meminfo

MemTotal: 1056214424 kB

10. who -r

run-level 3 Sep 4 02:25

11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

```

Default Target Status
multi-user      running

```

12. Services, from systemctl list-unit-files

STATE	UNIT FILES
enabled	YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance iscsi issue-generator kbdsettings klog lvm2-monitor nscd nvme-fc-boot-connections nvmf-autoconnect postfix purge-kernels rollback rsyslog smartd sshd systemd-pstore virtqemu-wicked wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny
enabled-runtime	systemd-remount-fs
disabled	autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait chronyd console-getty cups cups-browsed debug-shell dnsmasq ebttables exchange-bmc-os-info firewallld fsidd gpm grub2-once haveged hv_fcopy_daemon hv_kvp_daemon hv_vss_daemon ipmi ipmievd iscsi-init iscsid issue-add-ssh-keys kexec-load ksm kvm_stat libvirt-guests

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Platform Notes (Continued)

```

lunmask man-db-create multipathd nfs nfs-blkmap nfs-server nfsserver rpcbind
rpmconfigcheck rsyncd rtkit-daemon serial-getty@ smartd_generate_opts snmpd snmptrapd
strongswan strongswan-starter svnserv systemd-boot-check-no-failures systemd-confext
systemd-network-generator systemd-nspawn@ systemd-sysext systemd-time-wait-sync
systemd-timesyncd tcsd udisks2 virtinterfaced virtlockd virtlogd virtnetworkd virtnodevdev
virtnwfilterd virtsecret d virtstoraged
pcsd systemd-userdbd tftp wickedd

```

indirect

13. Linux kernel boot-time arguments, from /proc/cmdline

```

BOOT_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default
root=UUID=8e9f907e-efe9-44a3-b843-a3c1cccd3852
splash=silent
mitigations=auto
quiet
security=apparmor

```

14. cpupower frequency-info

```

analyzing CPU 1:
  current policy: frequency should be within 800 MHz and 4.10 GHz.
                   The governor "performance" may decide which speed to use
                   within this range.

boost state support:
  Supported: yes
  Active: yes

```

15. sysctl

```

kernel.numa_balancing          1
kernel.randomize_va_space      2
vm.compaction_proactiveness    20
vm.dirty_background_bytes      0
vm.dirty_background_ratio     10
vm.dirty_bytes                 0
vm.dirty_expire_centisecs     3000
vm.dirty_ratio                 20
vm.dirty_writeback_centisecs   500
vm.dirtytime_expire_seconds    43200
vm.extfrag_threshold          500
vm.min_unmapped_ratio         1
vm.nr_hugepages                0
vm.nr_hugepages_mempolicy      0
vm.nr_overcommit_hugepages     0
vm.swappiness                  1
vm.watermark_boost_factor      15000
vm.watermark_scale_factor      10
vm.zone_reclaim_mode           0

```

16. /sys/kernel/mm/transparent_hugepage

```

defrag          [always] defer defer+madvise madvise never
enabled        [always] madvise never
hpage_pmd_size 2097152
shmem_enabled  always within_size advise [never] deny force

```

17. /sys/kernel/mm/transparent_hugepage/khugepaged

```

alloc_sleep_millisecs  60000
defrag                  1

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2025
Hardware Availability: Feb-2025
Software Availability: Jun-2024

Platform Notes (Continued)

```
max_ptes_none          511
max_ptes_shared        256
max_ptes_swap           64
pages_to_scan           4096
scan_sleep_millisecs    10000
```

18. OS release
From /etc/*-release /etc/*-version
os-release SUSE Linux Enterprise Server 15 SP6

19. Disk information
SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/nvme0n1p2 btrfs 370G 13G 354G 4% /home

20. /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSX-210C-M8
Serial: FCH2842725V

21. dmidecode
Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
9x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
7x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400

22. BIOS
(This section combines info from /sys/devices and dmidecode.)
BIOS Vendor: Cisco Systems, Inc.
BIOS Version: X210M8.6.0.1a.3.0718251042
BIOS Date: 07/18/2025
BIOS Revision: 5.35

Compiler Version Notes

=====
C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

=====
C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Compiler Version Notes (Continued)

C | 502.gcc_r(peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on IA-32, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak)
| 557.xz_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) 531.deepsjeng_r(base, peak)
| 541.leela_r(base, peak)

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -DSPEC_LP64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Base Portability Flags (Continued)

531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

C++ benchmarks:

-w -std=c++14 -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Fortran benchmarks:

-w -m64 -Wl,-z,muldefs -xsapphirerapids -O3 -ffast-math -flto
-mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

Peak Compiler Invocation

C benchmarks:

icx

C++ benchmarks:

icpx

Fortran benchmarks:

ifx

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Portability Flags (Continued)

```
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64
```

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -w -std=c11 -m64 -Wl,-z,muldefs
-fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

502.gcc_r: -m32 -L/opt/intel/oneapi/compiler/2024.1/lib32 -std=gnu89
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profddata(pass 2) -xCORE-AVX2(pass 1)
-flto -Ofast -xCORE-AVX512 -ffast-math -mfpmath=sse
-funroll-loops -qopt-mem-layout-trans=4
-L/usr/local/jemalloc32-5.0.1/lib -ljemalloc

505.mcf_r: basepeak = yes

525.x264_r: -w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -Ofast
-ffast-math -flto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fno-alias
-L/opt/intel/oneapi/compiler/2024.1/lib -lqkmalloc

557.xz_r: basepeak = yes
```

C++ benchmarks:

```
520.omnetpp_r: basepeak = yes
523.xalancbmk_r: basepeak = yes
531.deepsjeng_r: basepeak = yes
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECrate®2017_int_base = 284

SPECrate®2017_int_peak = 294

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

Peak Optimization Flags (Continued)

541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-GNR-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-GNR-revE.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.9 on 2025-09-04 02:30:13-0400.

Report generated on 2025-09-23 16:56:38 by CPU2017 PDF formatter v6716.

Originally published on 2025-09-23.