



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

CPU2017 License: 9019


**Test Date:** Sep-2025

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2025

**Tested by:** Cisco Systems

**Software Availability:** Jun-2024



— SPECSpeed®2017\_fp\_base (202)

----- SPECSpeed®2017\_fp\_peak (202)

### Hardware

CPU Name: Intel Xeon 6505P  
 Max MHz: 4100  
 Nominal: 2200  
 Enabled: 24 cores, 2 chips, 2 threads/core  
 Orderable: 1,2 chips  
 Cache L1: 64 KB I + 48 KB D on chip per core  
 L2: 2 MB I+D on chip per core  
 L3: 48 MB I+D on chip per chip  
 Other: None  
 Memory: 1 TB (16 x 64 GB 2Rx4 PC5-6400B-R)  
 Storage: 1 x 960 GB SSD  
 Other: CPU Cooling: Air

### Software

OS: SUSE Linux Enterprise Server 15 SP6 6.4.0-150600.21-default  
 Compiler: C/C++: Version 2024.1 of Intel oneAPI DPC++/C++ Compiler for Linux;  
 Fortran: Version 2024.1 of Intel Fortran Compiler for Linux;  
 Parallel: Yes  
 Firmware: Version 6.0.1a released Jul-2025  
 File System: btrfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: jemalloc memory allocator V5.0.1  
 Power Management: BIOS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

CPU2017 License: 9019

Test Date: Sep-2025

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2025

Tested by: Cisco Systems

Software Availability: Jun-2024

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	48	<b>97.9</b>	<b>603</b>	97.8	603	98.0	602	48	<b>97.5</b>	<b>605</b>	<b>97.7</b>	<b>604</b>	97.8	604
607.cactuBSSN_s	48	75.5	221	72.5	230	<b>72.7</b>	<b>229</b>	48	75.5	221	72.5	230	<b>72.7</b>	<b>229</b>
619.lbm_s	48	33.3	157	35.9	146	<b>33.3</b>	<b>157</b>	48	33.3	157	35.9	146	<b>33.3</b>	<b>157</b>
621.wrf_s	48	74.2	178	73.9	179	<b>74.0</b>	<b>179</b>	48	74.2	178	73.9	179	<b>74.0</b>	<b>179</b>
627.cam4_s	48	60.6	146	<b>61.7</b>	<b>144</b>	62.1	143	48	60.6	146	61.6	144	<b>61.5</b>	<b>144</b>
628.pop2_s	48	<b>188</b>	<b>63.0</b>	189	62.8	187	63.4	48	<b>188</b>	<b>63.0</b>	189	62.8	187	63.4
638.imagick_s	48	34.4	419	<b>34.2</b>	<b>422</b>	34.1	423	48	34.4	419	<b>34.2</b>	<b>422</b>	34.1	423
644.nab_s	48	45.1	387	45.0	388	<b>45.0</b>	<b>388</b>	48	45.1	387	45.0	388	<b>45.0</b>	<b>388</b>
649.fotonik3d_s	48	<b>79.1</b>	<b>115</b>	79.4	115	78.7	116	48	<b>79.1</b>	<b>115</b>	79.4	115	78.7	116
654.roms_s	48	92.8	170	<b>93.0</b>	<b>169</b>	93.2	169	48	92.8	170	<b>93.0</b>	<b>169</b>	93.2	169

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-64"

MALLOC\_CONF = "retain:true"

OMP\_STACKSIZE = "192M"

## General Notes

Binaries compiled on a system with 2x Intel Xeon Platinum 8280M CPU + 384GB RAM memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation

built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

sources available from jemalloc.net or <https://github.com/jemalloc/jemalloc/releases>



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECspeed®2017\_fp\_base = 202**

**SPECspeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

## Platform Notes

BIOS settings:  
Sub NUMA clustering set to Disabled  
Hardware prefetcher set to Enabled  
Adjacent cache line prefetcher set to Disabled  
XPT prefetch set to Auto  
LLC prefetch set to Enabled  
Enhanced CPU performance set to Auto

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6732 of 2022-11-07 fe91c89b7ed5c36ae2c92cc097bec197
running on localhost Fri Sep  5 02:11:23 2025
```

SUT (System Under Test) info as seen by some common utilities.

-----  
Table of contents  
-----

1. uname -a
  2. w
  3. Username
  4. ulimit -a
  5. sysinfo process ancestry
  6. /proc/cpuinfo
  7. lscpu
  8. numactl --hardware
  9. /proc/meminfo
  10. who -r
  11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)
  12. Services, from systemctl list-unit-files
  13. Linux kernel boot-time arguments, from /proc/cmdline
  14. cpupower frequency-info
  15. sysctl
  16. /sys/kernel/mm/transparent\_hugepage
  17. /sys/kernel/mm/transparent\_hugepage/khugepaged
  18. OS release
  19. Disk information
  20. /sys/devices/virtual/dmi/id
  21. dmidecode
  22. BIOS
- 

```
1. uname -a
Linux localhost 6.4.0-150600.21-default #1 SMP PREEMPT_DYNAMIC Thu May 16 11:09:22 UTC 2024 (36c1e09)
x86_64 x86_64 x86_64 GNU/Linux
```

```
2. w
02:11:23 up 0 min, 2 users, load average: 1.55, 0.54, 0.19
USER      TTY      FROM           LOGIN@     IDLE     JCPU    PCPU WHAT
root      tty1      -          02:11     3.00s   1.58s   0.18s -bash
```

```
3. Username
From environment variable $USER: root
```

```
4. ulimit -a
core file size          (blocks, -c) unlimited
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Date:** Sep-2025

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2025

**Tested by:** Cisco Systems

**Software Availability:** Jun-2024

## Platform Notes (Continued)

```

data seg size          (kbytes, -d) unlimited
scheduling priority   (-e) 0
file size             (blocks, -f) unlimited
pending signals       (-i) 4125731
max locked memory    (kbytes, -l) 8192
max memory size      (kbytes, -m) unlimited
open files            (-n) 1024
pipe size              (512 bytes, -p) 8
POSIX message queues  (bytes, -q) 819200
real-time priority    (-r) 0
stack size             (kbytes, -s) unlimited
cpu time               (seconds, -t) unlimited
max user processes    (-u) 4125731
virtual memory         (kbytes, -v) unlimited
file locks             (-x) unlimited

```

---

5. sysinfo process ancestry  
`/usr/lib/systemd/systemd --switched-root --system --deserialize=42  
login -- root  
-bash  
-bash  
runcpu --define default-platform-flags -c ic2024.1-lin-sapphirerapids-speed-20240308.cfg --define cores=48  
--tune all -o all --define drop_caches fspseed  
runcpu --define default-platform-flags --configfile ic2024.1-lin-sapphirerapids-speed-20240308.cfg --define  
cores=48 --tune all --output_format all --define drop_caches --nopower --runmode speed --tune base:peak  
--size refspeed fspseed --nopreenv --note-preenv --logfile  
$SPEC/tmp/CPU2017.011/templogs/preenv.fpspeed.011.0.log --lognum 011.0 --from_runcpu 2  
specperl $SPEC/bin/sysinfo  
$SPEC = /home/cpu2017`

---

6. /proc/cpuinfo  
model name : Intel(R) Xeon(R) 6505P  
vendor\_id : GenuineIntel  
cpu family : 6  
model : 173  
stepping : 1  
microcode : 0x10003c2  
bugs : spectre\_v1 spectre\_v2 spec\_store\_bypass swapgs bhi  
cpu cores : 12  
siblings : 24  
2 physical ids (chips)  
48 processors (hardware threads)  
physical id 0: core ids 0-11  
physical id 1: core ids 0-11  
physical id 0: apicids 0-23  
physical id 1: apicids 128-151  
Caution: /proc/cpuinfo data regarding chips, cores, and threads is not necessarily reliable, especially for  
virtualized systems. Use the above data carefully.

---

7. lscpu

From lscpu from util-linux 2.39.3:  
Architecture: x86\_64  
CPU op-mode(s): 32-bit, 64-bit  
Address sizes: 46 bits physical, 57 bits virtual  
Byte Order: Little Endian  
CPU(s): 48

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECspeed®2017\_fp\_base = 202**

**SPECspeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

## Platform Notes (Continued)

On-line CPU(s) list:	0-47
Vendor ID:	GenuineIntel
BIOS Vendor ID:	Intel(R) Corporation
Model name:	Intel(R) Xeon(R) 6505P
BIOS Model name:	Intel(R) Xeon(R) 6505P CPU @ 2.2GHz
BIOS CPU family:	179
CPU family:	6
Model:	173
Thread(s) per core:	2
Core(s) per socket:	12
Socket(s):	2
Stepping:	1
CPU(s) scaling MHz:	21%
CPU max MHz:	4100.0000
CPU min MHz:	800.0000
BogoMIPS:	4400.00
Flags:	fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtTopology nonstop_tsc cpuid aperf fmpf perf tsc_known_freq pn1 pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtrr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_13 cat_12 cdp_13 intel_ppin cdp_12 ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb intel_pt avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local split_lock_detect user_shstk avx_vnni avx512_bf16 wbnoinvd dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req vnmi avx512vbmi umip pkru ospkre waitpkg avx512_vbmi2 gini vaes vpclmulqdq avx512_vnni avx512_bitaga tme avx512_vpocntdq la57 rdpid bus_lock_detect cldemote movdiri movdir64b enqcmd fsrm md_clear serialize tsxldtrk pconfig arch_lbr ibt amx_bf16 avx512_fp16 amx_tile amx_int8 flush_11d arch_capabilities
Virtualization:	VT-x
L1d cache:	1.1 MiB (24 instances)
L1i cache:	1.5 MiB (24 instances)
L2 cache:	48 MiB (24 instances)
L3 cache:	96 MiB (2 instances)
NUMA node(s):	2
NUMA node0 CPU(s):	0-11,24-35
NUMA node1 CPU(s):	12-23,36-47
Vulnerability Gather data sampling:	Not affected
Vulnerability Itlb multihit:	Not affected
Vulnerability Lltf:	Not affected
Vulnerability Mds:	Not affected
Vulnerability Meltdown:	Not affected
Vulnerability Mmio stale data:	Not affected
Vulnerability Reg file data sampling:	Not affected
Vulnerability Retbleed:	Not affected
Vulnerability Spec rstack overflow:	Not affected
Vulnerability Spec store bypass:	Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:	Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:	Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSB-eIBRS
Vulnerability Srbds:	Not affected; BHI BHI_DIS_S
Vulnerability Tsx async abort:	Not affected

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECSpeed®2017\_fp\_base = 202

SPECSpeed®2017\_fp\_peak = 202

CPU2017 License: 9019

Test Date: Sep-2025

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2025

Tested by: Cisco Systems

Software Availability: Jun-2024

## Platform Notes (Continued)

From lscpu --cache:

NAME	ONE-SIZE	ALL-SIZE	WAYS	TYPE	LEVEL	SETS	PHY-LINE	COHERENCY-SIZE
L1d	48K	1.1M	12	Data	1	64	1	64
L1i	64K	1.5M	16	Instruction	1	64	1	64
L2	2M	48M	16	Unified	2	2048	1	64
L3	48M	96M	16	Unified	3	49152	1	64

-----  
8. numactl --hardware

NOTE: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)

node 0 cpus: 0-11,24-35

node 0 size: 515423 MB

node 0 free: 514457 MB

node 1 cpus: 12-23,36-47

node 1 size: 516035 MB

node 1 free: 515090 MB

node distances:

node 0 1

0: 10 21

1: 21 10

-----  
9. /proc/meminfo

MemTotal: 1056214428 kB

-----  
10. who -r

run-level 3 Sep 5 02:10

-----  
11. Systemd service manager version: systemd 254 (254.10+suse.84.ge8d77af424)

Default Target Status

multi-user running

-----  
12. Services, from systemctl list-unit-files

STATE UNIT FILES

enabled YaST2-Firstboot YaST2-Second-Stage apparmor auditd cron getty@ irqbalance iscsi  
issue-generator kbdsettings klog lvm2-monitor nsqd nvmefc-boot-connections  
nvvmf-autoconnect postfix purge-kernels rollback rsyslog smartd sshd systemd-pstore  
virtqemud wickedd wickedd-auto4 wickedd-dhcp4 wickedd-dhcp6 wickedd-nanny

enabled-runtime systemd-remount-fs

disabled autofs autoyast-initscripts blk-availability boot-sysctl ca-certificates chrony-wait  
chronynd console-getty cups cups-browsed debug-shell dnsmasq ebttables exchange-bmc-os-info  
firewalld fsidd gpm grub2-once haveged hv\_fcopy\_daemon hv\_kvp\_daemon hv\_vss\_daemon ipmi  
ipmievrd iscsi-init iscsid issue-add-ssh-keys kexec-load ksm kvm\_stat libvirt-guests  
lunmask man-db-create multipathd nfs nfs-blkmap nfs-server nfsserver rpcbind  
rpmconfigcheck rsyncd rtkit-daemon serial-getty@ smartd\_generate\_opts snmpd snmptrapd  
strongswan strongswan-starter svnserve systemd-boot-check-no-failures systemd-confext  
systemd-network-generator systemd-nspawn@ systemd-sysext systemd-time-wait-sync  
systemd-timesyncd tcasd udisks2 virtinterfaced virtlockd virtlogd virtnetworkd virtnodeudev  
virtnwfilterd virtsecretd virtstoraged  
indirect pcsd systemd-userdb tftp wickedd

-----  
13. Linux kernel boot-time arguments, from /proc/cmdline

BOOT\_IMAGE=/boot/vmlinuz-6.4.0-150600.21-default

root=UUID=8e9f907e-efe9-44a3-b843-a3c1cced3852

splash=silent

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECSpeed®2017\_fp\_base = 202

SPECSpeed®2017\_fp\_peak = 202

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

## Platform Notes (Continued)

```
mitigations=auto
quiet
security=apparmor
```

```
-----  
14. cpupower frequency-info  
analyzing CPU 19:  
    current policy: frequency should be within 800 MHz and 4.10 GHz.  
        The governor "powersave" may decide which speed to use  
        within this range.  
    boost state support:  
        Supported: yes  
        Active: yes
```

```
-----  
15. sysctl  
kernel.numa_balancing          1  
kernel.randomize_va_space       2  
vm.compaction_proactiveness    20  
vm.dirty_background_bytes       0  
vm.dirty_background_ratio      10  
vm.dirty_bytes                 0  
vm.dirty_expire_centisecs     3000  
vm.dirty_ratio                 20  
vm.dirty_writeback_centisecs   500  
vm.dirtytime_expire_seconds    43200  
vm.extfrag_threshold           500  
vm.min_unmapped_ratio          1  
vm.nr_hugepages                0  
vm.nr_hugepages_mempolicy      0  
vm.nr_overcommit_hugepages     0  
vm.swappiness                  1  
vm.watermark_boost_factor      15000  
vm.watermark_scale_factor      10  
vm.zone_reclaim_mode           0
```

```
-----  
16. /sys/kernel/mm/transparent_hugepage  
defrag           [always] defer defer+madvise madvise never  
enabled          [always] madvise never  
hpage_pmd_size  2097152  
shmem_enabled   always within_size advise [never] deny force
```

```
-----  
17. /sys/kernel/mm/transparent_hugepage/khugepaged  
alloc_sleep_millisecs  60000  
defrag               1  
max_ptes_none        511  
max_ptes_shared      256  
max_ptes_swap        64  
pages_to_scan         4096  
scan_sleep_millisecs 10000
```

```
-----  
18. OS release  
From /etc/*-release /etc/*-version  
os-release SUSE Linux Enterprise Server 15 SP6
```

```
-----  
19. Disk information
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

SPECSpeed®2017\_fp\_base = 202

SPECSpeed®2017\_fp\_peak = 202

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2025

Hardware Availability: Feb-2025

Software Availability: Jun-2024

## Platform Notes (Continued)

SPEC is set to: /home/cpu2017

```
Filesystem      Type   Size  Used Avail Use% Mounted on
/dev/nvme1n1p2  btrfs  370G  13G  354G  4%  /home
```

-----  
20. /sys/devices/virtual/dmi/id

```
Vendor:          Cisco Systems Inc
Product:        UCSX-210C-M8
Serial:         FCH2842725V
```

-----  
21. dmidecode

Additional information from dmidecode 3.4 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

```
9x 0xCE00 M321R8GA0PB2-CCPKC 64 GB 2 rank 6400
7x 0xCE00 M321R8GA0PB2-CCPPC 64 GB 2 rank 6400
```

-----  
22. BIOS

(This section combines info from /sys/devices and dmidecode.)

```
BIOS Vendor:    Cisco Systems, Inc.
BIOS Version:   X210M8.6.0.1a.3.0718251042
BIOS Date:      07/18/2025
BIOS Revision:  5.35
```

## Compiler Version Notes

```
=====
C           | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
=====
C++, C, Fortran | 607.cactusBSSN_s(base, peak)
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
=====
Fortran     | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak)
=====
```

```
Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.
=====
```

```
=====
Fortran, C   | 621.wrf_s(base, peak) 627.cam4_s(base, peak) 628.pop2_s(base, peak)
=====
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECspeed®2017\_fp\_base = 202**

**SPECspeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

## Compiler Version Notes (Continued)

Intel(R) Fortran Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308  
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

Intel(R) oneAPI DPC++/C++ Compiler for applications running on Intel(R) 64, Version 2024.1.0 Build 20240308  
Copyright (C) 1985-2024 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

## Base Portability Flags

603.bwaves\_s: -DSPEC\_LP64  
607.cactuBSSN\_s: -DSPEC\_LP64  
619.lbm\_s: -DSPEC\_LP64  
621.wrf\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
627.cam4\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
628.pop2\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
-assume byterecl  
638.imagick\_s: -DSPEC\_LP64  
644.nab\_s: -DSPEC\_LP64  
649.fotonik3d\_s: -DSPEC\_LP64  
654.roms\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-w -std=c11 -m64 -Wl,-z,muldefs -xsapphirerapids -Ofast -ffast-math  
-flto -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fopenmp  
-DSPEC\_OPENMP -Wno-implicit-int -mprefer-vector-width=512  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xsapphirerapids -Ofast  
-ffast-math -futo -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs  
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using both Fortran and C:

```
-w -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -Ofast -ffast-math  
-futo -mfpmath=sse -funroll-loops -qopt-mem-layout-trans=4 -fiopenmp  
-DSPEC_OPENMP -Wno-implicit-int -mprefer-vector-width=512  
-nostandard-realloc-lhs -align array32byte -auto  
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

Benchmarks using Fortran, C, and C++:

```
-w -std=c++14 -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -Ofast  
-ffast-math -futo -mfpmath=sse -funroll-loops  
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP -Wno-implicit-int  
-mprefer-vector-width=512 -nostandard-realloc-lhs -align array32byte  
-auto -L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

## Peak Compiler Invocation

C benchmarks:

icx

Fortran benchmarks:

ifx

Benchmarks using both Fortran and C:

ifx icx

Benchmarks using Fortran, C, and C++:

icpx icx ifx

## Peak Portability Flags

Same as Base Portability Flags



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

## Peak Optimization Flags

C benchmarks:

619.lbm\_s: basepeak = yes

638.imagick\_s: basepeak = yes

644.nab\_s: basepeak = yes

Fortran benchmarks:

```
603.bwaves_s: -w -m64 -Wl,-z,muldefs -DSPEC_OPENMP -xsapphirerapids
-Ofast -ffast-math -fsto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -nostandard-realloc-lhs
-align array32byte -auto -L/usr/local/jemalloc64-5.0.1/lib
-ljemalloc
```

649.fotonik3d\_s: basepeak = yes

654.roms\_s: basepeak = yes

Benchmarks using both Fortran and C:

621.wrf\_s: basepeak = yes

```
627.cam4_s: -w -m64 -std=c11 -Wl,-z,muldefs -xsapphirerapids -Ofast
-ffast-math -fsto -mfpmath=sse -funroll-loops
-qopt-mem-layout-trans=4 -fiopenmp -DSPEC_OPENMP
-Wno-implicit-int -mprefer-vector-width=512
-nostandard-realloc-lhs -align array32byte -auto
-L/usr/local/jemalloc64-5.0.1/lib -ljemalloc
```

628.pop2\_s: basepeak = yes

Benchmarks using Fortran, C, and C++:

607.cactubSSN\_s: basepeak = yes

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-GNR-revE.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic2024-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-GNR-revE.xml>



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2025 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS X210c M8 (Intel Xeon 6505P 2.20 GHz processor)

**SPECSpeed®2017\_fp\_base = 202**

**SPECSpeed®2017\_fp\_peak = 202**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Sep-2025

**Hardware Availability:** Feb-2025

**Software Availability:** Jun-2024

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.9 on 2025-09-05 02:11:23-0400.

Report generated on 2025-09-23 16:57:10 by CPU2017 PDF formatter v6716.

Originally published on 2025-09-23.