SPEC Seal of Reviewal OMPM2001 Result
Copyright © 1999-2002 Standard Performance Evaluation Corporation
SGI Altix 3000 (1500MHz, Itanium 2)
SPECompMpeak2001 = 42954      
SPECompMbase2001 = 37869      
SPEC license # HPG0014 Tested by: SGI Test site: SGI Test date: Apr-2004 Hardware Avail: Jun-2003 Software Avail: May-2004
Benchmark Reference
Graph Scale
310.wupwise_m 6000 81.7  73444       81.7  73444       310.wupwise_m base result bar (73444)
310.wupwise_m peak result bar (73444)
312.swim_m 6000 52.6  114079        52.6  114079        312.swim_m base result bar (114079)
312.swim_m peak result bar (114079)
314.mgrid_m 7300 146    50103       146    50103       314.mgrid_m base result bar (50103)
314.mgrid_m peak result bar (50103)
316.applu_m 4000 82.1  48746       82.1  48746       316.applu_m base result bar (48746)
316.applu_m peak result bar (48746)
318.galgel_m 5100 596    8555      425    11988       318.galgel_m base result bar (8555)
318.galgel_m peak result bar (11988)
320.equake_m 2600 93.1  27913       60.5  42959       320.equake_m base result bar (27913)
320.equake_m peak result bar (42959)
324.apsi_m 3400 84.1  40424       74.3  45740       324.apsi_m base result bar (40424)
324.apsi_m peak result bar (45740)
326.gafort_m 8700 327    26638       269    32330       326.gafort_m base result bar (26638)
326.gafort_m peak result bar (32330)
328.fma3d_m 4600 168    27384       122    37764       328.fma3d_m base result bar (27384)
328.fma3d_m peak result bar (37764)
330.art_m 6400 60.7  105439        60.7  105439        330.art_m base result bar (105439)
330.art_m peak result bar (105439)
332.ammp_m 7000 463    15119       473    14800       332.ammp_m base result bar (15119)
332.ammp_m peak result bar (14800)
SPECompMbase2001 37869        
  SPECompMpeak2001 42954        

Hardware Vendor: SGI
Model Name: SGI Altix 3000 (1500MHz, Itanium 2)
CPU: Intel Itanium 2
CPU MHz: 1500
FPU: Integrated
CPU(s) enabled: 64 cores, 64 chips, 1 core/chip
CPU(s) orderable: 4-256
Primary Cache: 16KBI + 16KBD (on chip) per core
Secondary Cache: 256KB (on chip) per core
L3 Cache: 6.0MB (on chip) per core
Other Cache: N/A
Memory: 256 GB (16*1024MB PC2100 DIMMS per 4 core module)
Disk Subsystem: 1 x 36 GB SCSI (Seagate Cheetah 15k rpm)
Other Hardware: None
OpenMP Threads: 64
Parallel: OpenMP
Operating System: SGI ProPack(TM) 3
Compiler: Intel(R) Fortran Compiler for Linux 8.0 (Build 20040416)
Intel(R) C++ Compiler for Linux 8.0 (Build 20040416)
File System: xfs
System State: Single-user
Notes / Tuning Information
 Baseline optimization flags: 
   C programs:       -openmp -O3 -ipo -ansi -ansi_alias -auto_ilp32 (ONESTEP)
   Fortran programs: -openmp -O3 -ipo (ONESTEP)
   OpenMP runtime library libguide.a statically linked
 Portability Flags:
   318.galgel_m: -FI -132
 Extra Flags:

 Baseline user environment:
   limit stacksize 64000
   KMP_SCHEDULE static,balanced

 Peak optimization flags:
    310.wupwise_m: basepeak=true
    312.swim_m: basepeak=true
    314.mgrid_m: basepeak=true
    316.applu_m: basepeak=true
    318.galgel_m: -openmp -O3 -ipo (ONESTEP)
    320.equake_m: -openmp -O3 -ipo -ansi -ansi_alias -auto_ilp32 (ONESTEP)
    324.apsi_m: -openmp -O3 -ipo (ONESTEP)
    326.gafort_m: -openmp -O3 -ipo (ONESTEP)
    328.fma3d_m: -openmp -O3 -ipo (ONESTEP)
    330.art_m: basepeak=true
    332.ammp_m: -openmp -O2 -ansi_alias -auto_ilp32 (ONESTEP)

 Alternate sources:
 Add critical region around update of linked list in parallel loop.
 Approved src.alt available as ompm-purdue1-20040324.tar.gz
 Used for 330.art_m, base and peak.
 Peak sources:
 SPEC OMPL2001 source for 64bit systems modified for SPEC OMPM2001.
 Available as ompl src.alt in SPEC OMP v3.0
 Used for 320.equake_m, 324.apsi_m, 326.gafort_m, and 328.fma3d_m.
 For all benchmarks threads were bound to CPUs using the following submit command:
 dplace -x2 -cNTM1,0 $command,
 where NTM1 is the number of threads minus 1.
 This binds threads in order of creation, beginning with the master
 thread on cpu NTM1, the first slave thread on cpu NTM1-1, and so on.
 The -x2 flag instructs dplace to skip placement of the lightweight
 OpenMP monitor thread, which is created prior to the slave threads.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright © 1999-2002 Standard Performance Evaluation Corporation

First published at SPEC.org on 12-May-2004

Generated on Wed May 12 17:12:36 2004 by SPEC OMP2001 HTML formatter v1.01