![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Invoke Intel C Compiler
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Invoke Intel C++ Compiler
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Invoke Intel Fortran Compiler
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
This option specifies if source files are in free format.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Tells the compiler to conform to the c99 language standard.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables the parallelizer to generate multithreaded code based on OpenMP* directives.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables O2 optimizations plus more aggressive optimizations, such as prefetching, scalar replacement, and loop and memory access transformations. Enables optimizations for maximum speed.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Optimizes for Intel processors with Advanced Vector Extensions 2 (AVX2).
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Defines the memory model. Possible values are: - small: restrict code and data to the first 2GB of address space. All accesses of code and data can be done with Instruction Pointer (IP)-relative addressing. - medium: restrict code to the first 2GB, places no memory restriction on data. Accesses of code can be done with IP-relative addressing, but accesses of data must be done with absolute addressing. - large: Places no memory restriction on code or data. All accesses of code and data must be done with absolute addressing.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Causes Intel-provided libraries to be linked in dynamically.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables the parallelizer to generate multithreaded code based on OpenMP* directives.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables O2 optimizations plus more aggressive optimizations, such as prefetching, scalar replacement, and loop and memory access transformations. Enables optimizations for maximum speed.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Optimizes for Intel processors with Advanced Vector Extensions 2 (AVX2).
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Defines the memory model. Possible values are: - small: restrict code and data to the first 2GB of address space. All accesses of code and data can be done with Instruction Pointer (IP)-relative addressing. - medium: restrict code to the first 2GB, places no memory restriction on data. Accesses of code can be done with IP-relative addressing, but accesses of data must be done with absolute addressing. - large: Places no memory restriction on code or data. All accesses of code and data must be done with absolute addressing.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Causes Intel-provided libraries to be linked in dynamically.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables the parallelizer to generate multithreaded code based on OpenMP* directives.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Enables O2 optimizations plus more aggressive optimizations, such as prefetching, scalar replacement, and loop and memory access transformations. Enables optimizations for maximum speed.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Optimizes for Intel processors with Advanced Vector Extensions 2 (AVX2).
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Defines the memory model. Possible values are: - small: restrict code and data to the first 2GB of address space. All accesses of code and data can be done with Instruction Pointer (IP)-relative addressing. - medium: restrict code to the first 2GB, places no memory restriction on data. Accesses of code can be done with IP-relative addressing, but accesses of data must be done with absolute addressing. - large: Places no memory restriction on code or data. All accesses of code and data must be done with absolute addressing.
![[user]](http://www.spec.org/auto/omp2012/flags/user.png)
Causes Intel-provided libraries to be linked in dynamically.
This BIOS option allows the enabling/disabling of a processor feature that reduces the latency of memory accesses.
Setting this option to disabled may improve performance for bandwidth limited applications.
Flag description origin markings:
For questions about the meanings of these flags, please contact the tester.
For other inquiries, please contact webmaster@spec.org
Copyright 2012-2014 Standard Performance Evaluation Corporation
Tested with SPEC OMP2012 v1.0.
Report generated on Fri Nov 14 10:56:19 2014 by SPEC OMP2012 flags formatter v538.