Fourth Quarter 2006 SPEC SFS97_R1 Results

These results have been submitted to SPEC, see the disclaimer before studying any results.

Published Results

NFS version 3 || NFS version 2
Last publication update: Thu Dec 21 12:43:42 2006


SPECsfs97_R1.v3 (NFS version 3)

Company System CPU # Proto Result ORT1 Disclosure
EMC Corp Celerra NS40G Cluster 2 X-Blades 4 cores, 4 chips, 1 core/chip with HT Technology enabled (2 chips per blade) TCP 76068 1.83HTML Text PS
EMC Corp Celerra NS80G Failover Cluster 2 Xblade60's (1 stdby) 2 cores, 2 chips, 1 core/chip with HT Technology enabled (2 chips per Xblade60) TCP 43318 1.52HTML Text PS
EMC Corp Celerra NS80G Failover Cluster 3 Xblade60's (1 stdby) 4 cores, 4 chips, 1 core/chip with HT Technology enabled (2 chips per Xblade60) TCP 86372 1.49HTML Text PS
EMC Corp Celerra NS80G Failover Cluster 4 Xblade60's (1 stdby) 6 cores, 6 chips, 1 core/chip with HT Technology enabled (2 chips per Xblade60) TCP 123109 1.79HTML Text PS
EMC Corp. Celerra NS40 Failover Cluster 2 X-Blades (1 stdby) 2 cores, 2 chips, 1 core/chip with HT Technology enabled (2 chips per X-blade) TCP 37382 2.45HTML Text PS
Montilio Inc. Penguin Computing Relion 2600 with RapidFile FCX2400 4 cores, 2 chips, 2 cores/chip TCP 70318 1.39HTML Text PS
Network Appliance, Inc. FAS3070A 8 cores, 4 chips, 2 cores/chip TCP 85615 1.16HTML Text PS

 

SPECsfs97_R1.v2 (NFS version 2)

Company System CPU # Proto Result ORT1 Disclosure

 

1 ORT = Overall Response Time


[Back to SFS97_R1 Results]