



Standard Performance Evaluation Corporation (SPEC)

# Server Efficiency Rating Tool (SERT) Design Document Beta-1

7001 Heritage Village Plaza, Suite 225  
Gainesville, VA 20155,  
USA

# Table of Contents

<b>1. Introduction</b>	<b>6</b>
1.1. Summary	6
1.2. About SPEC	6
1.2.1. SPEC's General Development Guidelines	6
1.2.2. SPEC Membership	7
1.3. Design Feedback Mechanism	7
1.4. Logistics	7
1.5. Trademark	7
1.6. Copyright Notice	7
1.7. ENERGY STAR for Computer Servers Specification and SPEC	7
<b>2. SERT's Scope and Goals</b>	<b>8</b>
2.1. SERT's Differences from Conventional Benchmarks	8
2.2. Overview Summary	8
2.3. Sockets and Nodes	9
2.4. Scaling	9
2.5. Server Options and Expansion Capabilities	10
2.6. IO Component	10
2.6.1. Storage IO	10
2.6.2. Network IO	10
2.7. Redundancy	11
2.8. Run Time	11
2.9. Platforms	11
2.9.1. Tested as Shipped	11
2.10. Implementation Languages	11
2.11. Load Levels	11
2.12. Worklet	11
2.13. Workload	12
2.14. Tentative Test Schedule	13
2.15. Schedule Tradeoffs	13
<b>3. The SERT Architecture</b>	<b>14</b>
3.1. System Overview	14
3.2. Worklet Execution Phases	15

<b>4.</b>	<b><i>Worklet Design Guidelines</i></b>	<b>18</b>
4.1.	Active Idle Worklet	18
4.2.	CPU Worklet	18
4.3.	Memory Worklet	18
4.4.	Network IO Worklet	19
4.5.	Storage IO Worklet	19
4.6.	Combined Worklet	19
<b>5.</b>	<b><i>Power and Temperature Measurements</i></b>	<b>20</b>
5.1.	Environmental Conditions	20
5.2.	Temperature Sensor Specifications	20
5.3.	Power Analyzer Requirements	20
5.4.	SPEC PTDaemon	21
5.5.	Supported and Compliant Devices	21
5.6.	Power Analyzer Setup	21
5.7.	DC Line-Voltage	21
<b>6.</b>	<b><i>Graphical User Interface (GUI)</i></b>	<b>22</b>
<b>7.</b>	<b><i>Metric/Score, Reporting, Logging</i></b>	<b>23</b>
7.1.	Metric/Score	23
7.2.	Reporting and Output Files	23
7.2.1.	Report 1: "Summary Report"	23
7.2.2.	Report 2: "Power and Performance Data Sheet".	24
7.3.	Validation / Verification	24
7.4.	Logging	24
<b>8.</b>	<b><i>Future Enhancement Ideas</i></b>	<b>26</b>
8.1.	Test Software	26
8.2.	Worklets	26
<b>9.</b>	<b><i>Energy Efficiency Regulatory Programs and the SERT</i></b>	<b>27</b>
9.1.	Measurement	27
9.2.	SERT Binaries and Recompile	27
9.3.	Manual Intervention	27
9.4.	Public Usage of SERT results information	27
9.4.1.	Public Usage Rules	27
9.5.	General Availability (GA)	27
9.6.	Accredited, Independent Laboratory	27

---

<b>9.7. Supply Voltage Tolerance</b>	<b>28</b>
<b>10. Worklet Candidates</b>	<b>29</b>
<b>10.1. CPU Worklet: Compress</b>	<b>30</b>
10.1.1. General Description	30
10.1.2. Sequence Execution Methods	30
10.1.3. Metric	30
10.1.4. Required Initialization	30
10.1.5. Configuration Parameters	30
10.1.6. Transaction Code	30
<b>10.2. CPU Worklet: CryptoAES</b>	<b>31</b>
10.2.1. General Description	31
10.2.2. Sequence Execution Methods	31
10.2.3. Metric	31
10.2.4. Required Initialization	31
10.2.5. Configuration Parameters	31
10.2.6. Transaction Code	31
<b>10.3. CPU Worklet: FFT</b>	<b>32</b>
10.3.1. General Description	32
10.3.2. Sequence Execution Methods	32
10.3.3. Metric	32
10.3.4. Required Initialization	32
10.3.5. Configuration Parameters	32
10.3.6. Transaction Code	32
<b>10.4. CPU Workload: LU</b>	<b>33</b>
10.4.1. General Description	33
10.4.2. Sequence Execution Methods	33
10.4.3. Metric	33
10.4.4. Required Initialization	33
10.4.5. Configuration Parameters	33
10.4.6. Transaction Code	33
<b>10.5. CPU Workload: SOR</b>	<b>34</b>
10.5.1. General Description	34
10.5.2. Sequence Execution Methods	34
10.5.3. Metric	34
10.5.4. Required Initialization	34
10.5.5. Configuration Parameters	34
10.5.6. Transaction Code	34
<b>10.6. CPU Workload: XmlValidate</b>	<b>35</b>
10.6.1. General Description	35
10.6.2. Sequence Execution Methods	35
10.6.3. Metric	35
10.6.4. Required Initialization	35
10.6.5. Configuration Parameters	35
10.6.6. Transaction Code	35
<b>10.7. Memory Worklet: Flood</b>	<b>36</b>
10.7.1. General Description	36
10.7.2. Sequence Execution Methods	36
10.7.3. Metric	36

10.7.4.	Required Initialization	37
10.7.5.	Configuration Parameters	37
10.7.6.	Transaction Code	37
<b>10.8.</b>	<b>Memory Workload: XmlValidate</b>	<b>38</b>
10.8.1.	General Description	38
10.8.2.	Sequence Execution Methods	38
10.8.3.	Metric	38
10.8.4.	Required Initialization	38
10.8.5.	Configuration Parameters	38
10.8.6.	Transaction Code	39
<b>10.9.</b>	<b>Storage IO Workload</b>	<b>40</b>
10.9.1.	General Description	40
10.9.2.	Sequence Execution Methods	40
10.9.3.	Metric	40
10.9.4.	Required Initialization	40
10.9.5.	Configuration Parameters	40
10.9.6.	Transaction – Code 1 - RandomRead	41
10.9.7.	Transaction – Code 1 - RandomWrite	41
10.9.8.	Transaction – Code 2 – SequentialRead	41
10.9.9.	Transaction – Code 2 – SequentialWrite	41
<b>10.10.</b>	<b>System Worklet: CSSJ</b>	<b>43</b>
10.10.1.	General Description	43
10.10.2.	Sequence Execution Methods	43
10.10.3.	Metric	43
10.10.4.	Required Initialization	43
10.10.5.	Configuration Parameters	43
10.10.6.	New Order Transaction	43
10.10.7.	Payment Transaction	44
10.10.8.	Order Status Transaction	45
10.10.9.	Delivery Transaction	45
10.10.10.	Stock Level Transaction	45
10.10.11.	Customer Report Transaction	45
<b>11.</b>	<b>Index</b>	<b>47</b>

## 1. Introduction

### 1.1. Summary

Various government agencies around the world are currently working on Energy Efficiency Regulatory Programs for servers.

The SPECpower committee is currently working on the design, implementation and delivery of the Server Efficiency Rating Tool (SERT)<sup>™</sup>, a next-generation tool set that will measure and evaluate the energy efficiency of computer servers. This public draft outlines the design of the SERT for public review.

Please visit <http://www.spec.org/sert/docs/SERT> for the latest updates.

### 1.2. About SPEC

The Standard Performance Evaluation Corporation (SPEC) was formed by the industry in 1988 to establish industry standards for measuring compute performance. SPEC has since become the largest and most influential benchmark consortium world-wide. Its mission is to ensure that the marketplace has a fair and useful set of metrics to analyze the newest generation of IT equipment.

The SPEC community has developed more than 30 industry-standard benchmarks for system performance evaluation in a variety of application areas and has provided thousands of benchmark licenses to companies, resource centers, and educational institutions globally. Organizations using these benchmarks have published more than 20,000 peer-reviewed performance reports on SPEC's website (<http://www.spec.org/results.html>).

SPEC has a long history of designing, developing, and releasing industry-standard computer system performance benchmarks in a range of industry segments, plus peer-reviewing the results of benchmark runs. Performance benchmarking and the necessary work to develop and release new benchmarks can lead to disagreements among participants. Therefore, SPEC has developed an operating philosophy and range of normative behaviors that encourage cooperation and fairness amongst diverse and competitive organizations.

The increasing demand for energy-efficient IT equipment has resulted in the need for power and performance benchmarks. In response, the SPEC community established SPECpower, an initiative to augment existing industry standard benchmarks with a power/energy measurement. Leading engineers and scientists in the fields of benchmark development and energy efficiency made a commitment to tackle this task. The development of the first industry-standard benchmark that measures the power and performance characteristics of server-class compute equipment started on January 26 2006. In December of 2007, SPECpower\_ssj2008 was released, which exercises the CPUs, caches, memory hierarchy and the scalability of shared memory processors on multiple load-levels. The benchmark runs on a wide variety of operating systems and hardware architectures. In version 1.10, which was released on April 15 2009, SPEC augmented SPECpower\_ssj2008 with multi-node support (e.g., blade-support). Several enhancements and code changes to all benchmark components, documentation updates, and run and reporting rules enhancements were included in version 1.11, released September 13 2011.

#### 1.2.1. SPEC's General Development Guidelines

SPEC's philosophy and standards of participation are the basis for the development of the SERT. The tool is being developed cooperatively by a committee representing diverse and competitive companies. The following guides the committee in the development of a tool that will be useful and widely adopted by the industry:

- Decisions are reached by consensus. Motions require a qualified majority to carry.
- Decisions are based on reality. Experimental results carry more weight than opinions. Data and demonstration overrule assertion.
- Fair benchmarks allow competition among all industry participants in a transparent market.
- Tools and benchmarks should be architecture-neutral and portable.

- All who are willing to contribute may participate. Wide availability of results on the range of available solutions allows the end user to determine the appropriate IT equipment.

Similar guidelines have resulted in the success and wide use of SPEC benchmarks in the performance and power/performance industry and are essential to the success of the SERT.

### **1.2.2. SPEC Membership**

SPEC membership is open to any interested company or entity. OSG members and associates are entitled to licensed copies of all released OSG benchmarks and tools as well as unlimited publication of results on SPEC's public website. An initiation fee and annual fees are due for members. Nonprofit organizations and educational institutions have a reduced annual fee structure. Further details on membership information can be found on <http://www.spec.org/osg/joining.html> or requested at [info@spec.org](mailto:info@spec.org). Also a current list of SPEC members can be found here: <http://www.spec.org/spec/membership.html>.

### **1.3. Design Feedback Mechanism**

The SERT development team will evaluate input from a broad spectrum of industry experts during the entire development process. Please provide your detailed feedback to the SPECpower Committee via [sertsupport@spec.org](mailto:sertsupport@spec.org).

### **1.4. Logistics**

The licensee and price structure as well as the support and maintenance models that will be used for the SERT are works in progress.

### **1.5. Trademark**

SPEC and the names SERT, SPECpower\_ssj and SPEC PTDaemon are trademarks of the Standard Performance Evaluation Corporation. Additional product and service names mentioned herein may be the trademarks of their respective owners.

### **1.6. Copyright Notice**

Copyright © 1988-2011 Standard Performance Evaluation Corporation (SPEC). All rights reserved.

### **1.7. ENERGY STAR for Computer Servers Specification and SPEC**

The EPA's ENERGY STAR development team is currently working on Version 2.0 of their Computer Server Specification<sup>1</sup>. Version 2.0 aims to evolve the program by adding a means to measure the overall efficiency of the server while it is performing actual computing work via an Active Mode Efficiency Rating Tool.

SPEC applauds the EPA for its goal to drive toward greater energy efficiency in IT Equipment, and SPEC considers the EPA ENERGY STAR Program an industry partner in this effort. The development of an Active Mode Efficiency Rating Tool is an essential component in the ongoing effort to reduce world-wide energy consumption and paves the way for a successful ENERGY STAR for Computer Servers program that has the potential to harmonize energy efficiency programs worldwide.

SPEC welcomes this opportunity to work with the EPA on the SERT in support of the ENERGY STAR Specification for Computer Server and is proudly looking forward to continuing our long-standing association with the EPA ENERGY STAR development team.

---

<sup>1</sup> US Environmental Protection Agency – Energy Star Program Requirements for Computer Servers.  
[http://www.energystar.gov/index.cfm?c=revisions.computer\\_servers](http://www.energystar.gov/index.cfm?c=revisions.computer_servers)

## 2. SERT's Scope and Goals

The current scope of Version 2.0 ENERGY STAR for Computer Servers includes servers with 1-4 processor sockets with a stated goal to expand to include blade technologies of similar scope. A design goal of the SERT is to accommodate these and larger technologies.

Among the issues involved with support of larger systems are the overall capacity of the system to complete work, and the ability to design a workload that scales with the inclusion of additional processors, memory, network interface cards, disk drives, etc. Different workload characteristics are required to demonstrate effectiveness for each of these components. Providing a workload that fairly represents their presence while not unfairly representing their absence is a challenge. These issues are more prevalent with larger systems that have more expansion capabilities than smaller servers.

For these areas where it is concluded that the tool does not adequately represent the value of a component compared to its power requirements, the tool will be designed to accommodate the inclusion of "configuration power/performance modifiers". A design goal is to automatically include this additional information in the computation of the qualification results, including detailed documentation that this was done.

### 2.1. SERT's Differences from Conventional Benchmarks

Performance benchmarks and energy efficiency benchmarks tend to focus on capabilities of computer servers in specific business models or application areas. The SERT is focused on providing a first order of approximation<sup>2</sup> of energy efficiency across a broad range of application environments.

- The absolute score is less relevant for the end user, because it will not reflect specific application capabilities.
- A rating tool that provides a pass-fail or a [Level 1/Level 2/Level 3] rating are a better fit for energy efficiency regulatory programs than a typical benchmark result with multiple digits of precision in the metric.
- Marketing of the absolute scores will be disallowed in order to encourage more participation in the program.

Benchmarks tend to focus on optimal conditions, including tuning options to customize the configuration and software to the application of the benchmark business model. The need to achieve competitive benchmark results often causes significant investment in the benchmark process. The SERT is designed to be more economical and easier to use, requiring minimal equipment and skills through:

- Highly automated processes and leveraging existing SPEC methods
- Focus on as-shipped default settings for the server
- Being free from super-tuning

Where a benchmark represents a fixed reference point, regulatory programs are designed to foster continuous improvement, with thresholds for success rising as the industry progresses. The SERT will be designed to match this paradigm, including:

- Quick adoption of new computing technologies
- Rapid turn-around for tool version updates

### 2.2. Overview Summary

The following table summarizes some of the design goals that the SERT will and will not provide.

---

<sup>2</sup> Andrew Fanara, Evan Haines, Arthur Howard  
[http://www.energystar.gov/ia/partners/prod\\_development/downloads/State\\_of\\_Energy\\_and\\_Performance\\_Benchmarking\\_for\\_Enterprise\\_Servers\\_Final.pdf](http://www.energystar.gov/ia/partners/prod_development/downloads/State_of_Energy_and_Performance_Benchmarking_for_Enterprise_Servers_Final.pdf)

IS	IS NOT
Rating Tool for overall energy efficiency	A Benchmark nor a Capacity Planning Tool
Measuring tool for power, performance and inlet-temperature	Measuring tool for Airflow, Air pressure, outlet-temperature
General compute-environment measure	Specific application benchmark measure
Support of AC-powered servers	Support of DC-powered servers (See Section 5.7)
Used in single OS instance per server environments	Intended to stress virtualization hypervisor technology <sup>3</sup>
Energy Efficiency Rating Tool	Marketing Tool
Planned to be architecture and OS neutral	Planned to be implemented on architecture and/or OS environments where insufficient resource has been volunteered to accomplish development, testing, and support.

### 2.3. Sockets and Nodes

The SERT 1.0.0.0 is designed to be scalable and will be tested up to a maximum of 8 sockets and a maximum of 64 nodes (limited to a set of homogenous servers or blade servers). The server under test (SUT) may be a single stand-alone server or a multi-node set of servers. A multi-node SUT will consist of server nodes that cannot run independently of shared infrastructure such as a backplane, power-supplies, fans or other elements. These shared infrastructure systems are commonly known as “blade servers” or “multi-node servers”. Only identical servers are allowed in a multi-node SUT configuration.

### 2.4. Scaling

Since the server efficiency rating of a given server is the primary objective of the SERT, one of the main design goals for the tool is to be able to scale the performance on the system in proportion to the system configuration. As more components (processors, memory, and disk storage) are added to the server, the workloads should utilize the additional resources so that the resultant performance is higher when compared to the performance on the same server with a lesser configuration. Similarly, for a given server, when the components are upgraded with faster counterparts, the performance should scale accordingly. This is a very important aspect of the tool since adding and upgrading components typically increases the total power consumed by the server which will affect the overall efficiency result of the server. Creating a tool that scales performance based on the number/speed of CPUs is most readily achievable – for the other components, the complexity of implementing such a tool increases substantially.

While the SERT will be designed to scale performance with additional hardware resources of the SUT, if there are performance bottlenecks in system components unrelated to the added hardware, the SUT itself may not be able to sustain higher performance. In such cases the addition of components to the SUT will normally result in higher power consumption without a commensurate increase in performance. It is also possible that the workload mix that is defined for smaller systems will not scale well when examining larger systems.

---

<sup>3</sup> Virtualization can be an important tool for saving energy. In a first-order approximation tool, such as SERT, the impacts of virtualized environments can be determined by examining the results at higher load levels.

## 2.5. Server Options and Expansion Capabilities

A server may have many optional features that are designed to increase the breadth of applications. These features not only absorb additional power, but also require more capacity in the power supplies and cooling system. Some of the SERT workload components will be designed to demonstrate the enhanced capabilities that these features provide. However, while the tool needs to credit these capabilities for the expanded workloads that they will accommodate, it cannot penalize efficient servers that are not designed with substantial expansion options. A balance must be struck between providing enhanced ratings for enhanced configurations and avoiding easy qualification of servers by simply adding features that may not be needed in all situations.

The SERT's goal is to avoid unnecessarily penalizing servers that are designed for low expandability, while crediting servers with greater expandability. For example a configuration with four I/O adapters in PCI slots may execute the workload of the tool more effectively than a configuration with only one such adapter. On the other hand it may only run the workload of the tool as effectively as a configuration with two network adapters. Because the configuration with four adapters may run some real workloads more effectively than configurations with only two adapters, the regulatory program may elect to allow for some form of "configuration modifier" to provide credit for the power infrastructure needed to support the additional PCI slots.

The tool will be designed and tested to ensure that, should "configuration power-performance modifier" credits be included, the tool will accommodate them.

## 2.6. IO Component

Disk and Network IO components are strongly desired to provide a better-rounded picture of system performance and power than a CPU-centric test. SPEC is in the early stages of evaluating IO workloads for the SERT, so this section provides many discussion points but not necessarily conclusions.

SPEC recognizes that some of the items in the next two sections may not be reasonable or practical to test or measure in a meaningful way. In those cases we would suggest the use of "configuration power-performance modifiers" to compensate for the extra power draw associated with extra functionality. Other items under consideration include:

- Different types/quantities of IO for different server categories
- Self-calibrating performance measurements for the disk and network subsystem

### 2.6.1. Storage IO

Ideally the storage IO component of the SERT would give credit for:

- Higher performance storage subsystems
- Larger capacity storage subsystems
- Reliability and availability features (RAID, battery backed cache, etc.)

### 2.6.2. Network IO

Ideally the network IO component of the SERT would give credit for:

- Higher performance network interfaces
- Larger transfer speed network interfaces
- Reliability and availability features

## 2.7. Redundancy

Many servers have redundancy built in for power supplies and cooling fans. Some servers include different levels of redundancy for memory, disk, and even processors. A design goal is to include accommodation for redundant components via configuration modifier, although no specific tests are planned for energy measurement under fault tolerant conditions when one of a redundant set of components is disabled.

## 2.8. Run Time

The right balance between high repeatability of the results, high sub-system coverage and low resource allocation is desirable. The run time will depend on the agreed set of worklets. The target run time is around 4 hours.

## 2.9. Platforms

The SERT 1.0.0.0 will be implemented for and is planned to be tested on the following platform/OS/JVM combinations (64 bit only), pending resources. In some cases, SPEC recommend the use of more than one JVM, where more than one JVM is generally available and selecting one may unfairly penalize a specific processor architecture or operating system.

HW Platform	x86 AMD	x86 AMD	x86 AMD	x86 Intel	x86 Intel	x86 Intel	Itanium Intel	POWER IBM	POWER IBM	POWER IBM	SPARC Oracle	SPARC Fujitsu
OS	Windows Server 2008 R2	LINUX RH EL 6.x SUSE SLES 11	Solaris	Windows Server 2008 R2	LINUX RH EL 6.x SUSE SLES 11	Solaris	HP-UX 11i	AIX	IBM i	LINUX RH 6.x	Solaris	Solaris
JVM	IBM j9 Oracle HS	IBM j9 Oracle HS	Oracle	IBM j9 Oracle HS	IBM j9 Oracle HS	Oracle	HP HS	IBM -j9	IBM -j9	IBM -j9	Oracle	Oracle

Note: OS refers to versions (service pack and patch levels) that are current at the SERT release.

Platform/OS/JVM combinations currently not on the list have no resources allocated to them. If support for additional architectures or OSes is desired, then active participation from requesting entities is mandatory. The inclusion of a JVM is dependent on an agreement from the JVM provider for unrestricted use of their JVM for the SERT. Companies dedicating additional resources to the SPECpower committee for development of the SERT would relax the schedule constraints.

### 2.9.1. Tested as Shipped

To provide results that are representative of a customer environment, the goal is to test systems in an “as-shipped” state. No super tuning would be allowed, but rather a limited list of valid parameter changes for configuration and typical optimization would be permitted. Other changes will cause the run to be marked as non-compliant. The SERT will launch the JVM within the tool, to restrict additional tuning.

The list of allowable parameters will be included in a future version of this document and in the operational documentation of the tool. This list would be agreed with the regulatory program before the SERT release, and would be clearly documented as part of the tool’s Run Rules.

## 2.10. Implementation Languages

The main body of code is in written in Java in order to lower the burden of cross-platform support. Regardless, the framework is designed to accommodate other language implementations as well.

## 2.11. Load Levels

Multiple load levels are a desired goal of the SERT and the design will include support for multiple levels. The active idle load level as well as a 100% workload level (not max power) are already good candidates. Prototype testing will show which levels will be included and if any weighting will be necessary.

## 2.12. Worklet

Developing the workload in the traditional SPEC way based on real world applications would result in complex test environments and high run times, especially for the IO intensive workloads, e.g. many client systems would be

required for network IO and large disk sub systems for storage IO. The resulting costs for running such tests could be prohibitive for a rating tool. Therefore the SERT workload will be a collection of synthetic worklets for a variety of different load scenarios.

### 2.13. Workload


The existing SPEC benchmarks are mainly based on tailored versions of real world applications representing a typical workload for one application area or a synthetic workload derived from the analysis of existing server implementations. These benchmarks are suitable to evaluate different sub-areas of the overall server performance or efficiency if power measurements are included. They are not designed to give a representative assessment of the overall server performance or efficiency.

The design goal for the SERT suite is to include all major aspects of server architecture, thus avoiding any preference for specific architectural features which might make a server look good under one workload and show disadvantages with another workload. The SERT workload will take advantage of different server capabilities by using various load patterns, which are intended to stress all major components of a server uniformly.

If some components cannot be stressed adequately by the respective load pattern this can be compensated by adjusting the threshold for these components, e.g. increasing the power allowance for additional components which are not used by the load pattern.

It is highly unlikely that a single workload can be designed which achieves the goals outlined above, especially given the time constraints of the schedule targeted for the anticipated regulatory program. Therefore the SERT workload will consist of several different worklets each stressing specific capabilities of a server. This approach furthermore supports generating individual efficiency scores for the server components besides the overall system score.

Figure 1 describes the general structure of the SERT test suite and its components.



**Figure 1: SERT Suite Components**

## **2.14. Tentative Test Schedule**

The Beta-1 Version is planned to start September 28 2011 and the start of the next phase requires successful completion of Beta-1. An estimated schedule can be created once all design details are agreed upon.

## **2.15. Schedule Tradeoffs**

SPEC benchmarks are developed with the goal to generate results which are directly comparable for multiple hardware and software architectures to the extent this is possible. The same basic goal directs the design of the SERT as specified in this document.

Even though the SERT is designed with the goal of being architecture agnostic, code needs to be implemented for each of the workloads and the tool harness on all supported architectures. Furthermore this code must be tested intensively on all architectures in order to ensure a functionally equivalent set of binaries, which generate fair and comparable results. Simply using a portable programming language will not be sufficient to achieve these goals. Consequently significant complexity is added to the development process.

Given that the SERT is designed as a first order approximation rating tool, comparability may be handled differently than with benchmarks (second order approximation tools) which are used for competitive marketing. Nevertheless it's essential to ensure a minimal level of comparability.

The resources available in the SPECpower committee are limited and a timely development of the tool for a single architecture will be challenging. Support for additional architectures will remove resources from the development of the basic test routines because they will be needed for porting the code. Furthermore, additive testing effort is required not only for the new architectures but for the original implementation as well in order to ensure comparability. Therefore, each extra architecture will add a currently undetermined amount of time to the schedule. The resource and schedule problems recur with the support of multiple operating systems. The SERT will be initially implemented on selected Operating Systems (OS) per HW architecture.

### 3. The SERT Architecture

#### 3.1. System Overview

The SERT is composed out of multiple software components and shares design philosophies and elements from SPECpower\_ssj2008 in its overall architecture.


For the most basic SERT hardware measurement setup one of each of the following is required:

- System under test (SUT) – the actual system for which the measurements are being taken. The controller and SUT are connected to each other via an Ethernet connection.
- Controller (e.g. server, PC, laptop) – the system to which the power analyzer and temperature sensor are connected.
- Power analyzer – connected to the controller and used to measure the power consumption of the SUT.
- Temperature sensor – connected to the controller and used to measure the ambient temperature where the SUT is located.

The SERT is composed of several elements including:

- The test harness (Chauffeur) – handles the logistical side of measuring and recording power data along with controlling the software installed on the SUT and controller system itself.
- The director – instructs the SUT to execute the workload.
- The workload (a set of worklets) – exercises the SUT while the test harness collects the power and temperature data.
- The SPEC PTDaemon – connects to the power analyzer and temperature sensor and gathers their readings while the workload executes.
- The reporter – gathers the environmental, power and performance data after a run is complete and compiles it into an easy to read format.
- The GUI to ease setup and executing the kit.

The basic system overview diagram shows these components in relationship to each other.




**Figure 2: SERT Overview**



Each sequence can be divided into intervals of fixed time length as shown in Figure 5. The number of intervals, their duration and the desired load levels can be defined in the SERT configuration files individually for each worklet.

Examples of worklets using graduated measurement execution are Combined\_CSSJ, CPU\_Compress, Storage\_Random.



**Figure 4: Fixed Iteration Execution**

The fixed iteration execution scheme typically includes one sequence and one interval only. The duration of the interval is not predefined but determined by the capacity of the system, i.e. the time it takes to execute the fixed amount of work.

The number of intervals and scenarios can be defined in the SERT configuration files for each worklet individually.

Currently only the Mem\_Flood worklet uses this execution scheme.

User	A User is a representation of a external agent that can initiate work (e.g. human being)
	Each User may maintain identifying information e.g. each User represents a Warehouse
	Each User may maintain state information Temporary information that persists from one transaction to another
	There may be multiple types of Users for a single Workload
Transaction	A transaction receives a User and transaction-specific Input as parameters
	It produces some result Some transactions may be able to verify their results – this could be used for a small portion of transactions for auditing purposes
Scenario	A worklet is a set of transactions that can be executed by a particular type of User

	Workloads may contain multiple worklets	
	Each worklet could represent a sequence of user interactions	
	Think time may occur between transactions	
Interval	Each interval in a sequence includes pre-measurement	
	Within each interval, each User schedules the execution of worklets	
	When a scenario's scheduled time arrives, it iterates through its transactions. Each transaction is submitted to a JVM-wide thread pool. The next transaction in the worklet will be submitted after the current transaction completes	
Sequence	Each phase consists of a sequence of intervals	
	The intervals in a sequence have something in common (though the "something" can vary based on workload or configuration)	
	No delay sequence	Fixed time intervals running scenarios unrestricted
	Graduated measurement sequence	Fixed time intervals with controlled execution of scenarios
	Fixed iterations measurement sequence	A predefined number of iterations per scenario is executed, the score is calculated from the execution time, the pre and post interval phases are optional and may be missing for some worklets
Worklet	A workload defines a set of Users and worklets	
	Execution of a Workload includes multiple phases: Warmup Calibration One or more measurement phases	
	Each of these phases are really a sequence of measurement intervals	
	Multiple measurement phases could be used for varying transaction mix, users, etc.	

## 4. Worklet Design Guidelines

In order to achieve consistent results from all worklets and a broad coverage of technologies the following guidelines should be observed:

- Adjustable to different performance levels, e.g. some predefined levels between 100% (maximum load) and 0% (idle).
- Automatically calibrate load levels based on the maximum performance measured by the tool, independent of user action Multiple programming languages may be used.
- Precompiled binaries of the test programs should be used where possible.
- Scale with the available hardware resources. More resources should result in an appropriate increase in the performance score, e.g. more processor/memory/disk capacity or additional processor/memory/disk modules yield a better result in the performance component of the efficiency rating.
- Portable code that follows all SPEC rules for licensing, reuse and adaptation..
- Either architecture and OS agnostic or with “if-def” capability to accommodate different architectures and/or OSes.
- The work accomplished by each worklet is clearly identifiable as “important” but is not required to cover “all important” types of work.

In order to follow these guidelines the workloads will probably be based on batches of discrete work, where each batch constitutes a transaction. The different load levels will be achieved by scheduling the required number of transactions.

### 4.1. Active Idle Worklet

During active idle measurements, the SUT must be in a state in which it is capable of completing workload transactions. The active idle worklet is treated in a manner consistent with all other worklets, with the exception that no transactions occur during the active idle interval.

### 4.2. CPU Worklet

A combination of a wide variety of processor-intensive tasks, including string manipulation, task management, Java “commercial” processing, C “commercial” processing, numeric processing, and other tasks as identified and appropriate.

- Consistent processor characteristics per simulated “user” regardless of number of processors, cores, enabled threads, etc.
- Bottleneck at 100% is the processor, not the storage or memory
- Able to schedule processor tasks or blocks of tasks in such a way that the load can be scaled from 100% in graduated levels down to idle.
- The CPU worklets should measure a higher (better) performance score for:
  - Higher # CPU, higher # core, higher # logical processors, higher frequency, larger overall cache, lower latency, faster interconnect between CPU sockets

### 4.3. Memory Worklet

Combination of random and sequential reads and writes, small and large memory accesses.

- Consistent memory access characteristics per simulated “user” regardless of size and number of memory DIMMs
- Bottleneck at 100% is the memory itself, not the processor or storage

- Able to schedule memory stress tasks or blocks of tasks in such a way that the load can be scaled from 100% in graduated levels down to idle.
- The memory worklets should measure a higher (better) performance score based on memory characteristics (e.g. higher bandwidth, lower latency, total memory size)

#### **4.4. Network IO Worklet**

No include Network IO worklet // Configuration power/performance modifier will be established in order to address Network IO.

- Avoid expensive and extensive external test system configurations
- Measurements show that there are no significant differences in power utilization between 100% and 0% network utilization for today's technology

#### **4.5. Storage IO Worklet**

Combination of random and sequential, reads and writes, small and large I/Os. Consistent I/O characteristics per simulated "user" regardless of system size and number of disks or the installed memory

- Bottleneck at 100% is the storage subsystem, not the processor or memory
- Able to schedule I/O tasks or blocks of tasks in such a way that the load can be scaled from 100% in graduated levels down to idle.
- The storage worklets should measure a higher (better) performance score for a higher bandwidth and lower latency

The measurements of power and performance of either optional add-in storage controller cards or server blade enclosure storage are not in the scope of the SERT.

#### **4.6. Combined Worklet**

A combination of a wide variety of processor and memory-intensive tasks

- Bottleneck at 100% is the processor and memory
- Able to schedule processor tasks or blocks of tasks in such a way that the load can be scaled from 100% in graduated levels down to idle.
- The combined worklets should measure a higher (better) performance score for:
  - Higher # CPU, higher # core, higher # logical processors, higher frequency, larger overall cache, lower latency, faster interconnect between CPU sockets
  - Higher bandwidth, lower latency, total memory size

## 5. Power and Temperature Measurements

The SERT provides the ability to automatically gather measurement data from accepted power analyzers and temperature sensors and integrate that data into the SERT result. It will be required that the analyzers and sensors must be supported by the measurement framework, and must be compliant with the specifications in this section.

### 5.1. Environmental Conditions

Power measurements need to be taken in an environment representative of the majority of usage environments. The intent is to discourage extreme environments that may artificially impact power consumption or performance of the server, before and during the SERT run.

The following environmental conditions need to be met:

- Ambient temperature lower limit: 20°C
- Ambient temperature upper limit: within documented operating specification of SUT
- Elevation: within documented operating specification of SUT
- Humidity: within documented operating specification of SUT
- Overtly directing air flow in the vicinity of the measured equipment in a way that would be inconsistent with normal data center practices is not allowed.

### 5.2. Temperature Sensor Specifications

Temperature must be measured no more than 50mm in front of (upwind of) the main airflow inlet of the SUT. To ensure comparability and repeatability of temperature measurements, SPEC requires the following attributes for the temperature measurement device used during the SERT run:

- Logging - The sensor must have an interface that allows its measurements to be read by the SERT harness. The reading rate supported by the sensor must be at least 4 samples per minute.
- Accuracy - Measurements must be reported by the sensor with an overall accuracy of +/- 0.5 degrees Celsius or better for the ranges measured during the SERT run.

### 5.3. Power Analyzer Requirements

To ensure comparability and repeatability of power measurements, the following attributes for the power measurement device are required for the SERT. Please note that a power analyzer may meet these requirements when used in some power ranges but not in others, due to the dynamic nature of power analyzer Accuracy and Crest Factor. The usage of power analyzer's auto-ranging function is not permitted.

- Measurements - The analyzer must report true RMS power (watts) and at least two of the following measurement units: voltage, amperes and power factor.
- Accuracy - Measurements must be reported by the analyzer with an overall uncertainty of 1% or better for the ranges measured during the benchmark run. Overall uncertainty means the sum of all specified analyzer uncertainties for the measurements made during the benchmark run.
- Calibration - The analyzer must be able to be calibrated by a standard traceable to NIST (U.S.A.) (<http://nist.gov>) or a counterpart national metrology institute in other countries. The analyzer must have been calibrated within the past year.
- Crest Factor - The analyzer must provide a current crest factor of a minimum value of 3. For analyzers which do not specify the crest factor, the analyzer must be capable of measuring an amperage spike of at least 3 times the maximum amperage measured during any 1-second sample of the benchmark run.
- Logging - The analyzer must have an interface that allows its measurements to be read by the SPEC PTDaemon. The reading rate supported by the analyzer must be at least 1 set of measurements per second,

where set is defined as watts and at least 2 of the following readings: volts, amps and power factor. The data averaging interval of the analyzer must be either 1 (preferred) or 2 times the reading interval. "Data averaging interval" is defined as the time period over which all samples captured by the high-speed sampling electronics of the analyzer are averaged to provide the measurement set.

Examples:

An analyzer with a vendor-specified accuracy of +/- 0.5% of reading +/- 4 digits, used in a test with a maximum power value of 200W, would have "overall" accuracy of  $((0.5\% * 200W) + 0.4W) = 1.4W / 200W$  or 0.7% at 200W.

An analyzer with a wattage range 20-400W, with a vendor-specified accuracy of +/- 0.25% of range +/- 4 digits, used in a test with a maximum power value of 200W, would have "overall" accuracy of  $((0.25\% * 400W) + 0.4W) = 1.4W / 200W$  or 0.7% at 200W.

#### **5.4. SPEC PTDaemon**

SPEC PTDaemon (also known as power/temperature daemon, PTD or ptd) is used by the SERT to offload the work of controlling a power analyzer or temperature sensor during measurement intervals to a system other than the SUT. It hides the details of different power analyzer interface protocols and behaviors from the SERT software, presenting a common TCP-IP-based interface that can be readily integrated into different benchmark harnesses.

The SERT harness connects to PTDaemon by opening a TCP port and using the simple commands detailed in the API section of this document. For larger configurations, multiple IP/port combinations can be used to control multiple devices.

PTDaemon can connect to multiple analyzer and sensor types, via protocols and interfaces specific to each device type. The device type is specified by a parameter passed locally on the command line on initial invocation of the daemon.

The communication protocol between the SUT and PTDaemon does not change regardless of device type. This allows the SERT to be developed independently of the device types to be supported.

#### **5.5. Supported and Compliant Devices**

The SERT will utilize SPEC's accepted measurement devices list and SPEC PTDaemon update process. See Device List ([http://www.spec.org/power\\_ssj2008/docs/device-list.html](http://www.spec.org/power_ssj2008/docs/device-list.html)) for a list of currently supported (by the SPEC PTDaemon) and compliant (in specifications) power analyzers and temperature sensors.

The process to add software support for a power analyzer or temperature sensor to the infrastructure can be found on the Power Analyzer Acceptance Process page ([http://www.spec.org/power/docs/SPECpower-Power\\_Analyzer\\_Acceptance\\_Process.html](http://www.spec.org/power/docs/SPECpower-Power_Analyzer_Acceptance_Process.html)) for the acceptance process.

#### **5.6. Power Analyzer Setup**

The power analyzer must be located between the AC Line Voltage Source and the SUT. No other active components are allowed between the AC Line Voltage Source and the SUT. Power analyzer configuration settings that are set by the SPEC PTDaemon must not be manually overridden.


#### **5.7. DC Line-Voltage**

SPEC PTDaemon is neither supported nor tested with DC loads today and currently no resources are devoted to including this support. We are in favor of including DC support if new resources from companies whose focus is DC computing become available to the SPECpower committee to address the development and support opportunity.

Additional, directly comparing servers powered by AC against servers powered by DC is not fair, since the AC-DC conversion losses are not included in DC-powered server. Therefore we recommend creating a separate category for DC-powered servers.

## 6. Graphical User Interface (GUI)

A graphical user interface (GUI) to facilitate configuration and setup of test runs, allow real-time monitoring of test runs and to review the results will be implemented. The SERT GUI will lead the user through the steps of detecting or entering the hardware and software configuration, setting up a trial run or a valid test, displaying results reports and other functions common to the testing environment.



The SERT GUI will include several features to enable the SERT testing with minimal training and enhance the accuracy of results:

- Easy Navigation with Tabbed Screens
- How to Use (in-line usage guidance and help)
- Configuration Discovery (Detect function) will automatically populate most fields about SUT and Controller hardware and software.
- The GUI will display, allow entry of and store required information about the test environment
  - For use in reports: e.g. Company Info, Platform Config, Run-Time parameters, etc.
  - Master and Test Run information files can be stored, enabling reuse, saving time with multiple platforms.
- Test Setup, Execution and Progress Display
  - Start measurements; Choose type of run (trial or final)
  - Display progress, warnings and errors.
- Display results and enable printing and capture of reports
- Provisions for redundant components and power and performance modifiers.

## 7. Metric/Score, Reporting, Logging

### 7.1. Metric/Score

While the SERT is not intended to be a benchmark, nevertheless as a rating tool it must produce a metric or score(s) indicative of the efficiency of the SUT.

Since different architectures perform differently on different workloads, the SERT is composed of several discreet worklets to further ensure architecture neutrality. Each worklet will produce a measure representing the performance and power consumption achieved by the SUT.

The result that is produced by the SERT is separate from the rating of the different energy efficiency regulatory programs. The SUT might be placed in different categories of the energy efficiency regulatory programs.

### 7.2. Reporting and Output Files

The SERT will produce multiple reports and a set of log files. The reports will be created in XML format, in order to reduce the effort of displaying and or storing the desired information. The design will include code that will ensure the authenticity of the reports.

#### 7.2.1. Report 1: "Summary Report"

A test run is marked non-compliant if the test completes with technical errors. In such a case, error messages and/or warnings will be automatically included in the report. The following information in this report is public and could be used for marketing purpose.

Items included in this report are:

- Partner name and Partner ID
- Category of the tested platform
- Test Date and Location (plus "Tested by")
- Tested Platform Manufacturer and Model Number
- Placeholder for "Pass/Fail"
- Warnings or Error Notices if applicable
- System Configuration information (Redundant components to be marked appropriately):
  - Form factor
  - Number and type of processors
  - Available processor sockets
  - Memory size, type, # memory DIMMs, # DIMM Slots, Max Memory Capacity
  - Available expansion slots
  - Number of and make-model of power supply, output rating, min/max
  - Input power
  - OS supported / OS used for test
  - Number of and make-model of storage controller
  - Number of and make-model of mass storage devices
  - Number of and make-model of network interface cards (NICs)
  - Management Controller or Service Processor Installed? [Yes/No]
  - Other Hardware Features / Accessories

### 7.2.2. Report 2: “Power and Performance Data Sheet”.

This report will contain all required information as is deemed necessary by SPEC. The Power and Performance Data Sheet will be public, but marketing use is prohibited by the Public Usage Rules of the energy efficiency regulatory programs. This report will contain all the data from the “Summary Report” with the following additional detail sections:

- All target load level results
- Hardware and Software Configuration
- Power Measurement Summary
- Environmental information

### 7.3. Validation / Verification

The SERT software components will implement software checks wherever possible to increase information accuracy, verify user input, monitor run-time data collection, and validate results. The intent is to improve accuracy, remedying user errors and to prevent invalid data being reported.

When conditions or results do not meet specific criteria, warnings will be displayed and error messages will appear in the SERT reports.

Examples of compliance checking are:

- Verify input properties (parameters) and run-time duration of load levels.
- Verify temperature out of range conditions.
- Verify power and temperature read errors thresholds.

All the SERT software components will perform validation checks within the domain of their functions, e.g. warnings of connection problems, log measurement errors and out-of-range conditions, warning the user of missing or incomplete information and to check the validity of some entered data.

Other new validation methods will be considered as the SERT software design and implementation progresses.

### 7.4. Logging

A set of log files will be produced for each test run.

- The information in the log files is intended to be “non-public”.
- These files will be identified by a run serial number such that multiple consecutive test runs produce multiple log file sets.
- Each log file will be a record of actions from the software during the various phases of the testing, including errors and warnings.
- The intent of the log files is for auditing and support purpose.
  - Problems or failures can be more easily resolved with this low-level detail record. If any issues arise with regard to the accuracy or veracity of the partner reports, these log files (potentially encrypted) should be adequate to resolve most issues.
- Examples of log file content are:
  - Handshake validation messages among various components
  - Error or warning messages
  - State change messages/notifications

- 'Transaction' instantaneous/periodic summary information
- 'Transaction' response times

## **8. Future Enhancement Ideas**

### **8.1. Test Software**

A “stretch goal” of the SERT is to enable a “Live CD” approach to tool installation, for some environments – such that the entire tool suite along with the underlying operating system could all be run from a single bootable CD or DVD with no other operating system installed on the SUT. This should provide increased ease of installation and improve the adoption rate of the tool.

Possible issues with this approach include the lack of specific hardware drivers for newer devices, the potential lack of vendor specific power management, licensing and availability issues for some operating systems. Alternatives include allowing additional drivers to be installed during setup, or providing separate test installers with binaries for use with a vendor’s own as-shipped OS installation.

### **8.2. Worklets**

Worklet improvements and additional worklets need to be investigated in order to keep up with upcoming technologies.

## 9. Energy Efficiency Regulatory Programs and the SERT

In order to ensure that the SERT is utilized in the intended matter, we recommend the inclusion of the following items in every Energy Efficiency Regulatory Programs.

### 9.1. Measurement

The provided SERT test kit must be used to run and produce measured SERT results. The SERT results are a function of the SERT workload. SERT results are not comparable to power and performance metrics from any other application.

### 9.2. SERT Binaries and Recompile

Valid runs must use the provided binary files and these files must not be updated or modified in any way.

### 9.3. Manual Intervention

No manual intervention or optimization for the SUT or its internal and external environment is allowed during the test measurement, after initial setup is completed.

### 9.4. Public Usage of SERT results information

In general, a clear goal of every Energy Efficiency Regulatory Programs is to have the broadest possible participation among vendors. Experience in the computer industry's performance benchmark community demonstrates that when performance details become available for marketing purposes, only vendors with superior (at the time of publication) products are incented to publish results. To encourage broader participation across the industry, a set of strong rules must be in place that will restrict marketing use of any of the detailed information generated by the tool. No data besides the actual qualification should be utilized in Energy Efficiency Regulatory Programs Partners' marketing collateral. These rules will be stipulated in both the license for the tool and the Partner agreement.

Note that, while these rules are not strictly a part of the tool "design", the existence of these rules are necessary to allow the flexibility of the design and the delivery of detailed consumer information that is desired.

#### 9.4.1. Public Usage Rules

- The only information provided by the tool that can be used for marketing collateral is the qualification of a server configuration or server family.
- All other publicly available information from the tool is made available to help to verify that the tests were run correctly and to allow consumers to better understand how well the configurations tested match their specific needs.
- If the tool is used for research to generate information outside of the regulatory program, the information may not be compared to any regulatory program results and competitive comparisons may not be made using the data generated.
- The qualification is governed by the rules of the Energy Efficiency Regulatory Programs.

### 9.5. General Availability (GA)

The implementation of the System under Test (SUT) must be generally available, documented and supported in order to ensure that the systems and their hardware and software components actually represent real products that solve real business and computational problems.

### 9.6. Accredited, Independent Laboratory

The requirement to use accredited, independent laboratories may place a large burden on the partners of Energy Efficiency Regulatory Programs, especially smaller companies. We recommend the use of an independent laboratory as an option, but are not implementing this as a requirement.

### **9.7. Supply Voltage Tolerance**

In order to use a voltage within a 1% difference, an extra voltage source is needed. This will unnecessarily increase the cost for the partner, especially smaller companies. We recommend the tolerance be set to  $\pm 5\%$ .

## 10. Worklet Candidates

The following table shows the current worklet candidates and their anticipated use in different SERT test phases. Worklet candidates included in early releases may change in subsequent releases. Early release test results may influence the inclusion of some worklets in future releases.

Workload	Worklet candidate	Alpha	Beta 1	Beta 2	RC1
CPU	CPU_Compress	Included	Included	TBD	TBD
CPU	CPU_CryptoAES	Included	Included	TBD	TBD
CPU	CPU_SOR	Included	Included	TBD	TBD
CPU	CPU_FFT	Included	Included	TBD	TBD
CPU	CPU_LU	Included	Included	TBD	TBD
CPU	CPU_XMLvalidate	Included	Included	TBD	TBD
Memory	Mem_Flood	Included	Included	TBD	TBD
Memory	Mem_XMLvalidate1	Included	Included	TBD	TBD
Memory	Mem_XMLvalidate2	Included	Included	TBD	TBD
Storage	Storage_Random	-	Included	TBD	TBD
Storage	Storage_Sequential	-	Included	TBD	TBD
Storage	Storage_Mixed	Included	Included	TBD	TBD
Combined	System_CSSJ	Included	Included	TBD	TBD
Idle	Active Idle	Included	Included	TBD	TBD

## 10.1. CPU Worklet: Compress

### 10.1.1. General Description

The Compress workload implements a transaction that compresses and decompresses data using a modified Lempel-Ziv method (LZW). Essentially, it finds common substrings and replaces them with a variable size code. This is both deterministic and done on the fly. Thus, the decompression procedure needs no input table, but tracks the way the table was built. The algorithm is based on "A Technique for High Performance Data Compression", Terry A. Welch, IEEE Computer Vol. 17, No. 6 (June 1984), pp 8-19.

### 10.1.2. Sequence Execution Methods

Graduated Measurement Sequence

### 10.1.3. Metric

Transactions Per Second


### 10.1.4. Required Initialization

A constant size byte array is generated on the fly before for each transaction execution. The contents of the byte array are randomly generated.

### 10.1.5. Configuration Parameters

size	Size of the input byte array for each transaction execution.
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of random byte array assignment iterations.

### 10.1.6. Transaction Code



## 10.2. CPU Worklet: CryptoAES

### 10.2.1. General Description

The CryptoAES workload implements a transaction that encrypts and decrypts data using the AES (or DES) block cipher algorithms. Which algorithm is a configurable parameter, but the current candidate version uses AES with CBC and no PKCS5 padding. Encryption and decryption are done using the Java Cryptographic Extension (JCE) framework, and the Cipher class in particular.

### 10.2.2. Sequence Execution Methods

Graduated Measurement Sequence

### 10.2.3. Metric

Transactions Per Second


### 10.2.4. Required Initialization

A constant size byte array is generated on the fly before for each transaction execution. The contents of the byte array are randomly generated.

### 10.2.5. Configuration Parameters

size	Size of the input byte array for each transaction execution.
key-generator	Key generator algorithm. (AES or DESede)
key-size	Key size. (128 for AES, 168 for DES)
algorithm	Encryption algorithm. (E.g., AES/CBC/NoPadding, AES/CBC/PKCS5Padding, DESede/CBC/NoPadding, DES/CBC/PKCS5Padding)
level	Number of times to perform the encryption.
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of random byte array assignment iterations.

### 10.2.6. Transaction Code



### 10.3. CPU Worklet: FFT

#### 10.3.1. General Description

The Fast Fourier Transform (FFT) workload implements a transaction that performs a one-dimensional forward transform of complex numbers. Its floating point computations exercise complex arithmetic, shuffling, non-constant memory references and trigonometric functions. The first section performs the bit-reversal portion (no flops) and the second performs the actual Nlog(N) computational steps. (Adapted from the NIST-developed Scimark benchmark.)

#### 10.3.2. Sequence Execution Methods

Graduated Measurement Sequence

#### 10.3.3. Metric

Transactions Per Second


#### 10.3.4. Required Initialization

A constant size floating point number array is generated on the fly before for each transaction execution. The contents of the array are randomly generated.

#### 10.3.5. Configuration Parameters

array-length	Size of the input floating point number array for each transaction execution.
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of random array assignment iterations.

#### 10.3.6. Transaction Code



## 10.4. CPU Workload: LU

### 10.4.1. General Description

The LU workload implements a transaction that computes the LU factorization of a dense matrix using partial pivoting. It exercises linear algebra kernels (BLAS) and dense matrix operations. The algorithm is the right-looking version of LU with rank-1 updates. (Adapted from the NIST-developed Scimark benchmark.)

### 10.4.2. Sequence Execution Methods

Graduated Measurement Sequence

### 10.4.3. Metric

Transactions Per Second


### 10.4.4. Required Initialization

A constant size matrix of floating point numbers is generated on the fly before for each transaction execution. The contents of the matrix are randomly generated.

### 10.4.5. Configuration Parameters

matrix-dimen	Dimension of the input floating point matrix for each transaction execution. (NxN)
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of random matrix assignment iterations.

### 10.4.6. Transaction Code



**10.5. CPU Workload: SOR**

**10.5.1. General Description**

The Jacobi Successive Over-relaxation (SOR) workload implements a transaction that exercises typical access patterns in finite difference applications, for example, solving Laplace's equation in 2D with Dirichlet boundary conditions. The algorithm exercises basic "grid averaging" memory patterns, where each  $A(i,j)$  is assigned an average weighting of its four nearest neighbors. Some hand-optimizing is done by aliasing the rows of  $G[][]$  to streamline the array accesses in the update expression. (Adapted from the NIST-developed Scimark benchmark.)

**10.5.2. Sequence Execution Methods**

Graduated Measurement Sequence

**10.5.3. Metric**

Transactions Per Second


**10.5.4. Required Initialization**

A constant size grid of floating point numbers is generated on the fly before for each transaction execution. The contents of the grid are randomly generated.

**10.5.5. Configuration Parameters**

grid-dimen	Dimension of the input floating point grid for each transaction execution. (NxN)
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of random grid assignment iterations.

**10.5.6. Transaction Code**



## 10.6. CPU Workload: XmlValidate

### 10.6.1. General Description

The XML validate workload implements a transaction that exercises Java's XML validation package javax.xml.validation. Using both SAX and DOM APIs, an XML file (.xml) is validated against an XML schemata file (.xsd). To randomize input data, an algorithm is applied that swaps the position of commented regions within the XML input data.

### 10.6.2. Sequence Execution Methods

Graduated Measurement Sequence

### 10.6.3. Metric

Transactions Per Second


### 10.6.4. Required Initialization

A initialization time, both XML and XML schemata files are read in from disk and saved in a buffer for future use. (There will be no further disk IO once this is completed.) A randomization algorithm is applied to the original XML data on the fly before for each transaction execution to create variations in parsing without modifying file size or complexity.

### 10.6.5. Configuration Parameters

xml-schema-dir	Specifies the directory of the XML schema file.
xml-schema-file	Specifies the name of the XML schema file.
xml-dir	Specifies the directory of the XML file.
xml-file	Specifies the name of the XML file.
enable-idc	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
iterations	Number of executions per transaction.
debug-level	Value governs the volume of debug messages printed during execution.
input-generate-iterations	Number of XML file randomization iterations.

### 10.6.6. Transaction Code



## 10.7. Memory Worklet: Flood

### 10.7.1. General Description

The Flood workload is based upon STREAM, a popular benchmark that measures memory bandwidth across four common and important array operations. For the *long* (64-bit) integer arrays used in Flood, the following amounts of memory are involved per assignment:

1. **COPY:**  $a(i) = b(i)$   
-- 8 bytes read + 8 bytes write per assignment = 16 bytes / assignment
2. **SCALE:**  $a(i) = k * b(i)$   
-- 8 bytes read + 8 bytes write per assignment = 16 bytes / assignment
3. **ADD:**  $a(i) = b(i) + c(i)$   
-- 16 bytes read + 8 bytes write per assignment = 24 bytes / assignment
4. **TRIAD:**  $a(i) = b(i) + k * c(i)$   
-- 16 bytes read + 8 bytes write per assignment = 24 bytes / assignment

The Flood score is based upon the aggregate system memory bandwidth calculated from the average of these four tests multiplied by the amount of physical memory installed in the SUT. While Flood is based upon STREAM, it uses no STREAM code and is implemented wholly in Java.

Flood enhances STREAM in a variety of important ways:

1. Flood rewards systems with large memory configurations by scaling results based upon physical memory size.
2. Flood is designed to fully exploit the memory bandwidth capabilities of modern multi-core servers. Flood is multi-threaded and threads are scheduled to operate concurrently during bandwidth measurements ensuring maximum throughput and minimizing result variability.
3. Flood requires little to no user configuration, yet automatically expands the data set under test to fully utilize available memory.

Measuring aggregate system memory bandwidth on large servers with many cores and multiple memory controllers is challenging. In particular, run-to-run variability is often unmanageable with existing memory bandwidth benchmarks. Flood minimizes run-to-run variation by taking three memory bandwidth tests back-to-back and discarding the first and last tests. This ensures that all threads are running under fully concurrent conditions during the middle measurement which is used in Flood scoring calculations.

Flood scores scales linearly with a SUT's aggregate memory bandwidth as well as with the SUT's physical memory configuration. CPU, storage and network performance have little to no impact on Flood scores.

Since the Flood workload always deploys a fixed number of iterations and the amount of memory under test will automatically adjust to fully utilize installed DRAM, run time will vary depending upon system configuration. On a 2.2GHz, 24-core SUT with 24 threads and 48GB of physical memory, Flood takes about 20 minutes to complete. Run time varies proportionally with the amount of physical memory installed in the SUT. Run time is also impacted by the overall thread count.

### 10.7.2. Sequence Execution Methods

*FixedIterationsDirectorSequence* – Flood is executed for a given set of iterations specified within *config.xml*.

### 10.7.3. Metric

Score = aggregate system memory bandwidth (GB/s) \* physical memory size (GB)


**10.7.4. Required Initialization**

Flood calculates the amount of memory available to the thread and creates three 64-bit (*long*) integer arrays, a[], b[] and c[], to completely utilize all available space. These arrays are initialized with random data. To ensure full load concurrency during bandwidth measurements, a complete set of pre-measurement tests is launched prior to an identical measurement period followed by identical post-measurement tests. Only the test results for the measurement period are utilized for Flood score generation.

**10.7.5. Configuration Parameters**

memory-under-test	The default value of “-1 MB” turns on automatic configuration of the data set size. However, the user can override this behavior and explicitly define the amount of memory to test per JVM. Valid values are (san quotation marks): “200 MB”, “1.1 GB”, “10000000 B”.
iterations	Flood internally iterates the number of memory bandwidth tests based upon the value of the iterations parameter. The default is 100.
debug-level	Detailed diagnostic information can be enable through the <i>debug</i> parameter. Valid values are 0 = no additional debug information (default), 1 = debug information turned on, 2 = detailed debug information.
return-bandwidth	The raw, aggregate system memory bandwidth calculated by Flood can be obtained by setting the parameter return-bandwidth to “true” in which case Flood will return measured memory bandwidth instead of a score. The default value is “false”.

**10.7.6. Transaction Code**



## 10.8. Memory Workload: XmlValidate

### 10.8.1. General Description

The XML validate workload implements a transaction that exercises Java's XML validation package `javax.xml.validation`. Using both SAX and DOM APIs, an XML file (.xml) is validated against an XML schemata file (.xsd). To randomize input data, an algorithm is applied that swaps the position of commented regions within the XML input data.

Memory scaling in XmlValidate is done through a scheme known as input data caching (IDC). In IDC, the universe of possible input data (here, randomized XML file data) is pre-computed and then cached within memory before the start of the workload. During workload execution, the input data for a particular transaction instance is then chosen randomly and retrieved from this cache rather than computed on the fly.

### 10.8.2. Sequence Execution Methods

Graduated Measurement Sequence

### 10.8.3. Metric

Transactions Per Second \* Cache size \* Cache size scaling factor

### 10.8.4. Required Initialization

A initialization time, both XML and XML schemata files are read in from disk and saved in a buffer for future use. (There will be no further disk IO once this is completed.) IDC initialization follows during which all possible input data sets are pre-computed and cached in memory. For each input data set, a randomization algorithm is applied to the original XML data to create variations in parsing without modifying file size or complexity.

### 10.8.5. Configuration Parameters


XmlValidate parameters:

<code>xml-schema-dir</code>	Specifies the directory of the XML schema file.
<code>xml-schema-file</code>	Specifies the name of the XML schema file.
<code>xml-dir</code>	Specifies the directory of the XML file.
<code>xml-file</code>	Specifies the name of the XML file.
<code>enable-idc</code>	Enables/disables memory scaling using input data caching (IDC). Must be set to false.
<code>iterations</code>	Number of executions per transaction.
<code>debug-level</code>	Value governs the volume of debug messages printed during execution.
<code>input-generate-iterations</code>	Number of XML file randomization iterations.

Additional IDC configuration parameters:

store-type	Specifies the algorithm to use in generating data when a cache miss occurs.
locality-distribution	Specifies the probability distribution to use when randomly choosing input data indices.
data-store-size	Specifies the size of the universe of possible input data.
data-cache-size	Specifies the size of the input data cache.
data-cache-report-interval	Governs the frequency of output messages on cache hit/miss ratio.
custom-score-policy	Specifies the algorithm to use in computing custom score reflecting cache size configuration.
data-cache-size-scale factor	Specifies the scaling factor to use in the DataCacheSizeMultiplierGB custom scoring algorithm.
data-cache-to-heap-ratio	Ratio of cache size to JVM heap size used in automatic cache sizing.

**10.8.6. Transaction Code**



## 10.9. Storage IO Workload

### 10.9.1. General Description

The Storage-Workload has four different transactions; two random and two sequential transaction-pairs. Each pair has a write and a read transaction.

### 10.9.2. Sequence Execution Methods

[Graduated Measurement Sequence] or [Fixed Iteration Measurement Sequence]

### 10.9.3. Metric

Score name and definition of what the score value represent

### 10.9.4. Required Initialization

A set of files is created before execution of the transaction

### 10.9.5. Configuration Parameters

file-size-bytes	size of a file.
file-per-user	number of files opened by each user.
file-path	location of the files - In this example the path is "D:\data\", please note that the files always reside in a subfolder called "data".
max-count	amount of blocks that are accessed by the sequential transaction in one file before the next file is addressed.


Example:

```
<file-size-bytes>1000000</file-size-bytes>
```

```
<file-path>D:\</file-path>
```


```
<file-per-user>2</file-per-user>
```

```
<max-count>100</max-count>
```




[Figure 5: File Example (2 files per user and max-count of 100)]


10.9.6. Transaction – Code 1 - RandomRead




10.9.7. Transaction – Code 1 - RandomWrite



10.9.8. Transaction – Code 2 – SequentialRead



10.9.9. Transaction – Code 2 – SequentialWrite



## **10.10. System Worklet: CSSJ**

### **10.10.1. General Description**

CSSJ is an Online Transaction Processing (OLTP) workload, and represents a Server Side Java application. It is based on the SSJ workload in SPECpower\_ssj2008, which was based on SPECjbb2005, which was inspired by the TPC-C specification; however, there are several differences between all of these workloads, and CSSJ results are not comparable to any of these other benchmarks.

The System Worklet exercises the CPU(s), caches, and memory of the SUT. The peak throughput level is determined by maximum number of transaction of the above type the system can perform per second. Once the peak value of the transactions is determined on a given system, the worklet is run from peak (100%) down to the system idle in a graduated manner.

The performance of the System Worklet depends on the combination of the processor type, number of processors, their operating speed, and the latency and bandwidth of the memory subsystem of the system.

CSSJ includes 6 transactions, with the approximate frequency shown below:

- New Order (30.3%) – a new order is inserted into the system
- Payment (30.3%) – record a customer payment
- Order Status (3.0%) – request the status of an existing order
- Delivery (3.0%) – process orders for delivery
- Stock Level (3.0%) – find recently ordered items with low stock levels
- Customer Report (30.3%) – create a report of recent activity for a customer

### **10.10.2. Sequence Execution Methods**

Graduated Measurement Sequence

### **10.10.3. Metric**

Transactions per second

### **10.10.4. Required Initialization**



Each user represents a warehouse. During initialization, each warehouse is populated with a base set of data, including customers, initial orders, and order history.

### **10.10.5. Configuration Parameters**

The CSSJ workload does not have any supported configuration parameters.


### **10.10.6. New Order Transaction**

The input for a New Order Transaction consists of a random district and customer ID in the user's warehouse, and a random number of orderlines between 5 and 15.




**10.10.7. Payment Transaction**

The input for a Payment Transaction consists of a random district from the user's warehouse, a random customer id or last name (from either the user's warehouse or a remote warehouse) and a random payment amount.



**10.10.8. Order Status Transaction**

The input for an Order Status Transaction consists of a random district and either a customer ID or last name from the user's warehouse.




**10.10.9. Delivery Transaction**

The input for a Delivery transaction is a random carrier ID.

[The activity diagram is work in progress]


**10.10.10. Stock Level Transaction**

The input for a Stock level transaction is a random district from the user's warehouse and a random "low level" threshold between 10 and 20.



**10.10.11. Customer Report Transaction**

The input for a Customer Report transaction consists of a random district from the user's warehouse and a random customer ID or last name (from either the user's warehouse or a remote warehouse).



## 11.Index

AC, 9, 21, 22  
Accuracy, 20  
Active Idle, 18, 30  
air flow, 20  
Calibration, 17, 20  
consortium, 6  
Copyright, 7  
CPU, 10, 15, 16, 18, 19, 30, 31, 32, 33, 34, 35, 36, 37, 44  
Crest Factor, 20, 21  
DC, 9, 22  
Development Guidelines, 6  
Elevation, 20  
energy-efficient, 6  
Environmental, 7, 20, 25  
EPA, 7  
General Availability, 28  
Humidity, 20  
licensee, 7  
Load Levels, 11  
Membership, 7  
Memory, 15, 18, 24, 30, 37, 39  
Metric, 24, 31, 32, 33, 34, 35, 36, 37, 39, 41, 44  
modifier, 10, 19, 23  
Network, 10, 19  
Nodes, 9  
OS, 9, 11, 13, 18, 24, 27  
Power, 20, 21, 25  
PTDaemon, 7, 14, 21, 22  
Redundancy, 11  
Scaling, 9  
sensor, 14, 20, 21  
SERT, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 24, 25, 27, 28, 30  
Sockets, 9  
SPEC, 6, 7, 8, 10, 11, 12, 13, 14, 18, 20, 21, 22, 25  
SPECpower, 6, 7, 11, 13, 14, 22, 44  
Storage, 10, 15, 16, 19, 30, 41  
SUT, 9, 14, 15, 18, 20, 21, 22, 24, 27, 28, 37  
Temperature, 20, 25  
Worklet, 12, 15, 17, 18, 19, 27, 30, 31, 32, 33, 37, 44  
Workload, 12, 16, 17, 30, 34, 35, 36, 39, 41