



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180,
2.50GHz)

SPECfp®_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

CPU2006 license: 9019


Test date: Jun-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Platinum 8180
CPU Characteristics: Intel Turbo Boost Technology up to 3.80 GHz
CPU MHz: 2500
FPU: Integrated
CPU(s) enabled: 56 cores, 2 chips, 28 cores/chip, 2 threads/core
CPU(s) orderable: 1,2 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: No
File System: xfs
System State: Run level 5 (multi-user)

Continued on next page

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180,
2.50GHz)

SPECfp_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

CPU2006 license: 9019

Test date: Jun-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

L3 Cache: 38.5 MB I+D on chip per chip
 Other Cache: None
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)
 Disk Subsystem: 1 x 600 GB SAS 10K RPM
 Other Hardware: None

Base Pointers: 32/64-bit
 Peak Pointers: 32/64-bit
 Other Software: None

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	112	1329	1150	<u>1328</u>	<u>1150</u>	1328	1150									
416.gamess	112	837	2620	836	2620	836	2620									
433.milc	112	926	1110	927	1110	926	1110									
434.zeusmp	112	513	1990	510	2000	511	2000									
435.gromacs	112	261	3070	261	3060	261	3060									
436.cactusADM	112	604	2210	603	2220	604	2220									
437.leslie3d	112	1262	834	<u>1262</u>	<u>834</u>	1264	833									
444.namd	112	424	2120	420	2140	421	2130									
447.dealII	112	329	3900	328	3900	334	3830									
450.soplex	112	1071	872	<u>1071</u>	<u>873</u>	1070	873									
453.povray	112	166	3600	166	3590	165	3600									
454.calculix	112	235	3930	236	3920	235	3930									
459.GemsFDTD	112	1515	784	1516	784	1515	784									
465.tonto	112	524	2100	522	2110	517	2130									
470.lbm	112	970	1590	970	1590	970	1590									
481.wrf	112	905	1380	904	1380	910	1380									
482.sphinx3	112	1339	1630	<u>1332</u>	<u>1640</u>	1330	1640									

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
 Intel HyperThreading Technology set to Enabled
 CPU performance set to Enterprise

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180, 2.50GHz)

SPECfp_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

CPU2006 license: 9019

Test date: Jun-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

Platform Notes (Continued)

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-nsv2 Sun Jun 25 01:56:02 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8180 CPU @ 2.50GHz
        2 "physical id"s (chips)
        112 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 28
siblings : 56
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
cache size : 39424 KB
```

```
From /proc/meminfo
MemTotal:      394863472 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
        SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180,
2.50GHz)

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

SPECfp_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

Test date: Jun-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

```
uname -a:  
Linux linux-nsv2 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 5 Jun 25 01:32
```

```
SPEC is set to: /home/cpu2006-1.2  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sda3        xfs   517G   27G  491G   6% /home
```

Additional information from dmidecode:

```
Warning: Use caution when you interpret this section. The 'dmidecode' program  
reads system data which is "intended to allow hardware to be accurately  
determined", but the intent may not be met, as there are frequent changes to  
hardware, firmware, and the "DMTF SMBIOS" standard.
```

```
BIOS Cisco Systems, Inc. C240M5.3.1.1a.0.0607170937 06/07/2017  
Memory:
```

```
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz
```

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
icc -m64 ifort -m64
```



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180,
2.50GHz)

SPECfp_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Jun-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Portability Flags

```
410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
    433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
    444.namd: -DSPEC_CPU_LP64
    447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
    453.povray: -DSPEC_CPU_LP64
    454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
    465.tonto: -DSPEC_CPU_LP64
    470.lbm: -DSPEC_CPU_LP64
    481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revG.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revG.xml>



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8180,
2.50GHz)

SPECfp_rate2006 = Not Run

SPECfp_rate_base2006 = 1810

CPU2006 license: 9019

Test date: Jun-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Thu Jul 13 12:50:36 2017 by SPEC CPU2006 PS/PDF formatter v6932.

Originally published on 13 July 2017.