



SPEC® CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp®_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019


Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017



Hardware

CPU Name: Intel Xeon Platinum 8176
CPU Characteristics: Intel Turbo Boost Technology up to 3.80 GHz
CPU MHz: 2100
FPU: Integrated
CPU(s) enabled: 112 cores, 4 chips, 28 cores/chip, 2 threads/core
CPU(s) orderable: 2,4 chips
Primary Cache: 32 KB I + 32 KB D on chip per core
Secondary Cache: 1 MB I+D on chip per core

Software

Operating System: SUSE Linux Enterprise Server 12 SP2 4.4.21-69-default
Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
Auto Parallel: Yes
File System: xfs
System State: Run level 5 (multi-user)

Continued on next page

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

L3 Cache: 38.5 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 800 GB SAS SSD
Other Hardware: None

Base Pointers: 32/64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
410.bwaves	224	1347	2260	<u>1347</u>	2260	1349	2260	224	1350	2250	<u>1347</u>	2260	1346	2260
416.gamess	224	1070	4100	<u>1072</u>	4090	1072	4090	224	1040	4220	1030	4260	<u>1033</u>	4240
433.milc	224	941	2180	<u>939</u>	2190	939	2190	224	941	2180	<u>939</u>	2190	939	2190
434.zeusmp	224	526	3880	<u>521</u>	3910	518	3930	224	526	3880	<u>521</u>	3910	518	3930
435.gromacs	224	<u>314</u>	5100	313	5110	315	5080	224	311	5150	<u>309</u>	5180	308	5200
436.cactusADM	224	615	4350	<u>611</u>	4380	610	4390	224	615	4350	<u>611</u>	4380	610	4390
437.leslie3d	224	1276	1650	1277	1650	<u>1276</u>	1650	224	1276	1650	1278	1650	<u>1276</u>	1650
444.namd	224	<u>533</u>	3370	533	3370	530	3390	224	526	3410	<u>521</u>	3450	520	3450
447.dealII	224	398	6440	399	6420	<u>399</u>	6430	224	398	6440	399	6420	<u>399</u>	6430
450.soplex	224	<u>1082</u>	1730	1083	1730	1081	1730	224	1026	1820	<u>1025</u>	1820	1024	1820
453.povray	224	217	5500	218	5480	<u>217</u>	5490	224	<u>185</u>	6440	185	6440	184	6480
454.calculix	224	310	5960	<u>310</u>	5960	310	5970	224	310	5960	<u>310</u>	5960	310	5970
459.GemsFDTD	224	<u>1522</u>	1560	1522	1560	1526	1560	224	1523	1560	<u>1522</u>	1560	1521	1560
465.tonto	224	566	3890	574	3840	<u>571</u>	3860	224	<u>551</u>	4000	544	4050	555	3970
470.lbm	224	978	3150	<u>978</u>	3150	973	3160	224	978	3150	<u>978</u>	3150	973	3160
481.wrf	224	919	2720	<u>914</u>	2740	914	2740	224	919	2720	<u>914</u>	2740	914	2740
482.sphinx3	224	1358	3210	<u>1358</u>	3210	1353	3230	224	1358	3210	<u>1358</u>	3210	1353	3230

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

Platform Notes (Continued)

Power Performance Tuning set to OS

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993

Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)

running on linux-g4f1 Wed Aug 9 22:26:05 2017

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:

<http://www.spec.org/cpu2006/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8176 CPU @ 2.10GHz
        4 "physical id"s (chips)
        224 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The
following excerpts from /proc/cpuinfo might not be reliable. Use with
caution.)
cpu cores : 28
siblings : 56
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 14 16 17 18 19 20 21 22 24
25 26 27 28 29 30
cache size : 39424 KB
```

```
From /proc/meminfo
MemTotal:      790966816 kB
HugePages_Total:       0
Hugepagesize:     2048 kB
```

```
/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*
SuSE-release:
    SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or
release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Platform Notes (Continued)

```
ID="sles"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:  
Linux linux-g4f1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016  
(9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 5 Aug 9 22:12
```

```
SPEC is set to: /home/cpu2006-1.2  
Filesystem      Type  Size  Used  Avail Use% Mounted on  
/dev/sda6        xfs   871G   34G  837G   4% /home  
Additional information from dmidecode:
```

```
Warning: Use caution when you interpret this section. The 'dmidecode' program  
reads system data which is "intended to allow hardware to be accurately  
determined", but the intent may not be met, as there are frequent changes to  
hardware, firmware, and the "DMTF SMBIOS" standard.
```

```
BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017  
Memory:  
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz
```

```
(End of data from sysinfo program)
```

General Notes

Environment variables set by runspec before the start of the run:

```
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
```

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2

Transparent Huge Pages enabled with:

```
echo always > /sys/kernel/mm/transparent_hugepage/enabled
```

Filesystem page cache cleared with:

```
shell invocation of 'sync; echo 3 > /proc/sys/vm/drop_caches' prior to run  
runspec command invoked through numactl i.e.:  
numactl --interleave=all runspec <etc>
```

Base Compiler Invocation

C benchmarks:

```
icc -m64
```

C++ benchmarks:

```
icpc -m64
```

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Base Compiler Invocation (Continued)

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

icc -m64 ifort -m64

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

C++ benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3

Fortran benchmarks:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Benchmarks using both Fortran and C:

-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -auto-p32
-qopt-mem-layout-trans=3



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test sponsor: Cisco Systems

Tested by: Cisco Systems

Test date: Aug-2017

Hardware Availability: Aug-2017

Software Availability: Apr-2017

Peak Compiler Invocation

C benchmarks:

`icc -m64`

C++ benchmarks (except as noted below):

`icpc -m64`

450.soplex: `icpc -m32 -L/opt/intel/compilers_and_libraries_2017/linux/lib/ia32`

Fortran benchmarks:

`ifort -m64`

Benchmarks using both Fortran and C:

`icc -m64 ifort -m64`

Peak Portability Flags

410.bwaves: `-DSPEC_CPU_LP64`
416.gamess: `-DSPEC_CPU_LP64`
433.milc: `-DSPEC_CPU_LP64`
434.zeusmp: `-DSPEC_CPU_LP64`
435.gromacs: `-DSPEC_CPU_LP64 -nofor_main`
436.cactusADM: `-DSPEC_CPU_LP64 -nofor_main`
437.leslie3d: `-DSPEC_CPU_LP64`
444.namd: `-DSPEC_CPU_LP64`
447.dealII: `-DSPEC_CPU_LP64`
450.soplex: `-D_FILE_OFFSET_BITS=64`
453.povray: `-DSPEC_CPU_LP64`
454.calculix: `-DSPEC_CPU_LP64 -nofor_main`
459.GemsFDTD: `-DSPEC_CPU_LP64`
465.tonto: `-DSPEC_CPU_LP64`
470.lbm: `-DSPEC_CPU_LP64`
481.wrf: `-DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX`
482.sphinx3: `-DSPEC_CPU_LP64`

Peak Optimization Flags

C benchmarks:

433.milc: `basepeak = yes`

470.lbm: `basepeak = yes`

482.sphinx3: `basepeak = yes`

C++ benchmarks:

Continued on next page



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

Peak Optimization Flags (Continued)

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -fno-alias -auto-ilp32
-qopt-mem-layout-trans=3

447.dealII: basepeak = yes

450.soplex: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -qopt-malloc-options=3
-qopt-mem-layout-trans=3

453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -qopt-mem-layout-trans=3

Fortran benchmarks:

410.bwaves: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes

437.leslie3d: Same as 410.bwaves

459.GemsFDTD: Same as 410.bwaves

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
-no-prec-div(pass 2) -unroll4 -auto -inline-calloc
-qopt-malloc-options=3

Benchmarks using both Fortran and C:

435.gromacs: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
-par-num-threads=1(pass 1) -qopt-prefetch -auto-ilp32
-qopt-mem-layout-trans=3

436.cactusADM: basepeak = yes

454.calculix: basepeak = yes

481.wrf: basepeak = yes



SPEC CFP2006 Result

Copyright 2006-2017 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Platinum 8176
2.10GHz)

SPECfp_rate2006 = 3350

SPECfp_rate_base2006 = 3280

CPU2006 license: 9019

Test date: Aug-2017

Test sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Apr-2017

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml>
<http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.

Report generated on Wed Sep 6 11:46:34 2017 by SPEC CPU2006 PS/PDF formatter v6932.
Originally published on 5 September 2017.