Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

| SPECfp®2006 | 148 |
| SPECfp_base2006 | 140 |

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Hardware
- CPU Name: Intel Xeon Platinum 8170M
- CPU Characteristics: Intel Turbo Boost Technology up to 3.70 GHz
- CPU MHz: 2100
- FPU: Integrated
- CPU(s) enabled: 104 cores, 4 chips, 26 cores/chip
- CPU(s) orderable: 2,4 chips
- Primary Cache: 32 KB I + 32 KB D on chip per core
- Secondary Cache: 1 MB I+D on chip per core

Software
- Operating System: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
- Compiler: C/C++: Version 17.0.3.191 of Intel C/C++ Compiler for Linux;
  Fortran: Version 17.0.3.191 of Intel Fortran Compiler for Linux
- Auto Parallel: Yes
- File System: xfs
- System State: Run level 5 (multi-user)

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017
SPEC CFP2006 Result

Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp2006 = 148
SPECfp_base2006 = 140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

L3 Cache: 35.75 MB I+D on chip per chip
Other Cache: None
Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
Disk Subsystem: 1 x 1 TB SAS HDD, 7.2K RPM
Other Hardware: None

Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other Software: None

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>410.bwaves</td>
<td>8.55</td>
<td>1590</td>
<td>8.53</td>
<td>1590</td>
<td>8.41</td>
<td>1620</td>
<td>8.55</td>
<td>1590</td>
<td>8.53</td>
<td>1590</td>
</tr>
<tr>
<td>416.gamess</td>
<td>407</td>
<td>48.1</td>
<td>406</td>
<td>48.3</td>
<td>406</td>
<td>48.2</td>
<td>379</td>
<td>51.7</td>
<td>379</td>
<td>51.7</td>
</tr>
<tr>
<td>433.milc</td>
<td>115</td>
<td>79.5</td>
<td>116</td>
<td>78.9</td>
<td>115</td>
<td>79.5</td>
<td>115</td>
<td>79.5</td>
<td>116</td>
<td>78.9</td>
</tr>
<tr>
<td>434.zeusmp</td>
<td>48.9</td>
<td>186</td>
<td>50.5</td>
<td>180</td>
<td>51.8</td>
<td>176</td>
<td>48.9</td>
<td>186</td>
<td>50.5</td>
<td>180</td>
</tr>
<tr>
<td>435.gromacs</td>
<td>166</td>
<td>42.9</td>
<td>166</td>
<td>43.0</td>
<td>165</td>
<td>43.1</td>
<td>166</td>
<td>42.9</td>
<td>166</td>
<td>43.0</td>
</tr>
<tr>
<td>436.cactusADM</td>
<td>8.77</td>
<td>1360</td>
<td>8.35</td>
<td>1430</td>
<td>8.40</td>
<td>1420</td>
<td>8.77</td>
<td>1360</td>
<td>8.35</td>
<td>1430</td>
</tr>
<tr>
<td>437.leslie3d</td>
<td>23.4</td>
<td>402</td>
<td>22.6</td>
<td>416</td>
<td>27.2</td>
<td>346</td>
<td>23.4</td>
<td>402</td>
<td>22.6</td>
<td>416</td>
</tr>
<tr>
<td>444.namd</td>
<td>229</td>
<td>35.1</td>
<td>224</td>
<td>35.7</td>
<td>225</td>
<td>35.7</td>
<td>219</td>
<td>36.5</td>
<td>220</td>
<td>36.5</td>
</tr>
<tr>
<td>447.dealII</td>
<td>156</td>
<td>73.3</td>
<td>156</td>
<td>73.3</td>
<td>156</td>
<td>73.4</td>
<td>156</td>
<td>73.3</td>
<td>156</td>
<td>73.3</td>
</tr>
<tr>
<td>450.soplex</td>
<td>155</td>
<td>53.7</td>
<td>156</td>
<td>53.3</td>
<td>156</td>
<td>53.4</td>
<td>155</td>
<td>53.7</td>
<td>156</td>
<td>53.3</td>
</tr>
<tr>
<td>453.povray</td>
<td>76.4</td>
<td>69.6</td>
<td>76.2</td>
<td>69.8</td>
<td>76.3</td>
<td>69.7</td>
<td>67.6</td>
<td>78.7</td>
<td>67.2</td>
<td>79.2</td>
</tr>
<tr>
<td>454.calculix</td>
<td>116</td>
<td>70.9</td>
<td>116</td>
<td>71.0</td>
<td>116</td>
<td>70.9</td>
<td>108</td>
<td>76.7</td>
<td>107</td>
<td>77.0</td>
</tr>
<tr>
<td>459.GemsFDTD</td>
<td>82.9</td>
<td>128</td>
<td>84.1</td>
<td>126</td>
<td>81.7</td>
<td>130</td>
<td>75.4</td>
<td>141</td>
<td>73.8</td>
<td>144</td>
</tr>
<tr>
<td>465.tonto</td>
<td>220</td>
<td>44.8</td>
<td>244</td>
<td>40.4</td>
<td>244</td>
<td>40.3</td>
<td>148</td>
<td>66.5</td>
<td>148</td>
<td>66.4</td>
</tr>
<tr>
<td>481.wrf</td>
<td>83.2</td>
<td>134</td>
<td>83.4</td>
<td>134</td>
<td>83.9</td>
<td>133</td>
<td>83.2</td>
<td>134</td>
<td>83.4</td>
<td>134</td>
</tr>
<tr>
<td>482.sphinx3</td>
<td>307</td>
<td>63.5</td>
<td>307</td>
<td>63.5</td>
<td>306</td>
<td>63.7</td>
<td>307</td>
<td>63.5</td>
<td>307</td>
<td>63.5</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS
SNC set to Disabled
IMC Interleaving set to Auto
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2006-1.2/config/sysinfo.rev6993
Revision 6993 of 2015-11-06 (b5e8d4b4eb51ed28d7f98696cbe290c1)
runtion on linux-g4f1 Sun Sep 24 21:02:08 2017
Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp2006 = 148
SPECfp_base2006 = 140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

This section contains SUT (System Under Test) info as seen by some common utilities. To remove or add to this section, see:
http://www.spec.org/cpu2006/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8170M CPU @ 2.10GHz
 4 "physical id"s (chips)
 104 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 26
siblings : 26
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28 29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28 29
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28 29
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28 29
cache size : 36608 KB

From /proc/meminfo
MemTotal: 790968372 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

/usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP2

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
  os-release:
    NAME="SLES"
    VERSION="12-SP2"
    VERSION_ID="12.2"
    PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
    ID="sles"
    ANSI_COLOR="0;32"
    CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-g4f1 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016
(9464f67) x86_64 x86_64 x86_64 GNU/Linux

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp2006 = 148
SPECfp_base2006 = 140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Test date: Nov-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Platform Notes (Continued)

run-level 5 Oct 23 16:10

SPEC is set to: /home/cpu2006-1.2
Filesystem     Type  Size  Used AvAIL Use% Mounted on
/dev/sda6      xfs   871G   30G  841G   4% /home

Additional information from dmidecode:

Warning: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.0.248.0518171057 05/18/2017
Memory:
48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666 MHz

(End of data from sysinfo program)

General Notes

Environment variables set by runspec before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2006-1.2/lib/ia32:/home/cpu2006-1.2/lib/intel64:/home/cpu2006-1.2/sh10.2"
OMP_NUM_THREADS = "104"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.2
Transparent Huge Pages enabled with:
echo always > /sys/kernel/mm/transparent_hugepage/enabled

Base Compiler Invocation

C benchmarks:
  icc -m64
C++ benchmarks:
  icpc -m64
Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  icc -m64 ifort -m64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp2006 = 148
SPECfp_base2006 = 140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Base Portability Flags

410.bwaves: -DSPEC_CPU_LP64
416.gamess: -DSPEC_CPU_LP64
433.milc: -DSPEC_CPU_LP64
434.zeusmp: -DSPEC_CPU_LP64
435.gromacs: -DSPEC_CPU_LP64 -nofor_main
436.cactusADM: -DSPEC_CPU_LP64 -nofor_main
437.leslie3d: -DSPEC_CPU_LP64
444.namd: -DSPEC_CPU_LP64
447.dealII: -DSPEC_CPU_LP64
450.soplex: -DSPEC_CPU_LP64
453.povray: -DSPEC_CPU_LP64
454.calculix: -DSPEC_CPU_LP64 -nofor_main
459.GemsFDTD: -DSPEC_CPU_LP64
465.tonto: -DSPEC_CPU_LP64
470.lbm: -DSPEC_CPU_LP64
481.wrf: -DSPEC_CPU_LP64 -DSPEC_CPU_CASE_FLAG -DSPEC_CPU_LINUX
482.sphinx3: -DSPEC_CPU_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -parallel -qopt-prefetch

Peak Compiler Invocation

C benchmarks:
i cc -m64

C++ benchmarks:
i cpc -m64

Fortran benchmarks:
i fort -m64

Benchmarks using both Fortran and C:
i cc -m64 i fort -m64
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

SPECfp2006 = 148
SPECfp_base2006 = 140

CPU2006 license: 9019
Test sponsor: Cisco Systems
Tested by: Cisco Systems

Test date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Apr-2017

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

433.milc: basepeak = yes
470.lbm: basepeak = yes
482.sphinx3: basepeak = yes

C++ benchmarks:

444.namd: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
- par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
- no-prec-div(pass 2) -fno-alias -auto-ilp32

447.dealII: basepeak = yes
450.soplex: basepeak = yes
453.povray: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
- par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
- no-prec-div(pass 2) -unroll4 -ansi-alias

Fortran benchmarks:

410.bwaves: basepeak = yes
416.gamess: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
- par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
- no-prec-div(pass 2) -unroll2 -inline-level=0 -scalar-rep-

434.zeusmp: basepeak = yes
437.leslie3d: basepeak = yes
459.GemsFDTD: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
- par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
- no-prec-div(pass 2) -unroll2 -inline-level=0 -opt-prefetch -parallel

465.tonto: -prof-gen(pass 1) -prof-use(pass 2) -xCORE-AVX2(pass 2)
- par-num-threads=1(pass 1) -ipo(pass 2) -O3(pass 2)
- no-prec-div(pass 2) -inline-calloc -qopt-malloc-options=3
- auto -unroll4

Continued on next page
Cisco Systems
Cisco UCS C480 M5 (Intel Xeon Platinum 8170M, 2.10 GHz)

| SPECfp2006 = 148 | CPU2006 license: 9019 |
| SPECfp_base2006 = 140 |
| Test sponsor: Cisco Systems | Test date: Nov-2017 |
| Tested by: Cisco Systems | Hardware Availability: Aug-2017 |
| Software Availability: Apr-2017 |

Peak Optimization Flags (Continued)
Benchmarks using both Fortran and C:

- 435.gromacs: basepeak = yes
- 436.cactusADM: basepeak = yes
- 454.calculix: -xCORE-AVX2 -ipo -O3 -no-prec-div -auto-ilp32
- 481.wrf: basepeak = yes

The flags files that were used to format this result can be browsed at:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.html
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2006/flags/Intel-ic17.0-official-linux64-revF.xml
http://www.spec.org/cpu2006/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC and SPECfp are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.2.
Originally published on 26 December 2017.