SPEC CPU2017 Platform Settings for Supermicro Systems

Operating System Tuning Parameters

CPUFreq scaling governor:
Governors are power schemes for the CPU. It is in-kernel pre-configured power schemes for the CPU and allows you to change the clock speed of the CPUs on the fly. On Linux systems can set the govenor for all CPUs through the cpupower utility with the following command: Below are governors in the Linux kernel:
A commandline interface for switching between different tuning profiles available in supported Linux distributions. The distribution provided profiles are located in /usr/lib/tuned and the user defined profiles in /etc/tuned. To set a profile, one can issue the command "tuned-adm profile (profile_name)".
Below are details about some relevant profiles:

Firmware / BIOS / Microcode Settings

Hyper-Threading (ALL): (Default="Enable")
Enabled for Windows XP and Linux (OS optimized for Hyper-Threading Technology) and Disabled for other OS (OS not optimized for Hyper-Threading Technology). When Disabled only one thread per enabled core is enabled.
Monitor/MWait: (Default = "Auto")
Sets up an address range used to monitor write-back stores. Enables a logical processor to enter into an optimized state while waiting for a write-back store to the address range set up by the MONITOR instruction.
Intel Virtualization Technology: (Default = "Enable")
When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.
LLC Prefetch: (Default = "Disable")
The LLC prefetcher is an additional prefetch mechanism on top of the existing prefetchers that prefetch data into the core Data Cache Unit (DCU) and Mid-Level Cache (MLC). Enabling LLC prefetch gives the core prefetcher the ability to prefetch data directly into the LLC without necessarily filling into the MLC.
Power Technology: (Default = "Energy Efficient")
Switch processor power management features. If value "Custom" is set, Customer can define the values of all power management setup items.
Power Performance Tuning: (Default = "OS Controls EPB")
Allows the OS or BIOS to control the Energy Performance Bias.
Available options are:
ENERGY_PERF_BIAS_CFG mode (Energy Performance Bias Setting): (Default = "Balanced Performance")
This BIOS option allows for processor performance and power optmization.
Available options are:
CPU C6 Report: (Default = "Auto")
Controls the BIOS to report the CPU C6 State (ACPI C3) to the operating system. During the CPU C6 State, the power to all cache is turned off.
Available options are:
Enhanced Halt State (C1E): (Default = "Enable")
Power saving feature where, when enabled, idle processor cores will halt.
Hardware P-states: (Default = "Disable")
The Hardware P-State setting allows the user to select between OS and hardware-controlled P-states. Selecting Native Mode allows the OS to choose a P-state. Selecting Out of Band Mode allows the hardware to autonomously choose a P-state without OS guidance. Selecting Native Mode with No Legacy Support functions as Native Mode with no support for older hardware.
SNC (Sub NUMA Cluster): (Default = "Disable")
Sub-NUMA Clusters (SNC) is a feature that provides similar localization benefits as Cluster-On-Die (COD), without some of COD's downsides. SNC breaks up the LLC into disjoint clusters based on address range, with each cluster bound to a subset of the memory controllers in the system. SNC improves average latency to the LLC.
XPT Prefetch: (Default = "Disable")
This feature allows an LLC read request to be speculatively duplicated and sent concurrently to the appropriate MC (Memory Controller). These speculative MC reads are sent when an LLC miss is likely based on recent LLC history. If an LLC miss does occur, the MC read is already in flight so the requested data will be returned more quickly.
KTI Prefetch: (Default = "Enable")
When this feature is set to Enable, the KTI prefetcher will preload the L1 cache with data deemed relevant to allow the memory read to start earlier on a DDR bus in an effort to reduce latency. Available options are Disable and Enable.
Local/Remote Threshold: (Default = "Auto")
This feature allows the user to set the threshold for the Interrupt Request (IRQ) signal, which handles hardware interruptions. There are 5 options: "Disable", "Auto", "Low", "Medium", and "High". This BIOS option changes the threshold number of requests in remote/local-to-remote request queues to cause the throttling.
Stale AtoS: (Default = "Auto")
The in-memory directory has three states: I, A, and S. I (invalid) state means the data is clean and does not exist in any other socket's cache. The A (snoopAll) state means the data may exist in another socket in exclusive or modified state. S (Shared) state means the data is clean and may be shared across one or more socket's caches. When doing a read to memory, if the directory line is in the A state we must snoop all the other sockets because another socket may have the line in modified state. If this is the case, the snoop will return the modified data. However, it may be the case that a line is read in A state and all the snoops come back a miss. This can happen if another socket read the line earlier and then silently dropped it from its cache without modifying it.
Available options are:
LLC Dead Line Alloc: (Default = "Enable")
In the Skylake-SP non-inclusive cache scheme, MLC evictions are filled into the LLC. When lines are evicted from the MLC, the core can flag them as "dead" (i.e., not likely to be read again). The LLC has the option to drop dead lines and not fill them in the LLC. If the LLC Dead Line Alloc feature is disabled, dead lines will always be dropped and will never fill into the LLC. This can help save space in the LLC and prevent the LLC from evicting useful data. However, if the LLC Dead Line Alloc feature is enabled, the LLC can opportunistically fill dead lines into the LLC if there is free space available. Available options are "Auto", "Enable" and "Disable".
Enforce POR: (Default = "POR")
Set to POR enforce Plan Of Record restrictions for DDR4 frequency and voltage programming. Memory speeds will be capped at Intel guidelines. Disabling allows user selection of additional supported memory speeds. Available options are "POR" and "Disable".
Memory Frequency: (Default = "Auto")
Set the maximum memory frequency for onboard memory modules. Available options are "Auto", "1866", "2000", "2133", "2400", "2666", "2933".
IMC Interleaving: (Default = "Auto")
This BIOS option controls the interleaving between the Integrated Memory Controllers (IMCs).
Available options are:
SDDC Plus One: (Default = "Disable")
Which is the enhanced feature to SDDC. Single Device Data Correction (SDDC) checks and corrects single-bit or multiple-bit (4-bit max.) memory faults that affect an entire single x4 DRAM device. SDDC Plus One will spare the faulty DRAM device out after an SDDC event has occurred. After the event, the SDDC+1 ECC mode is activated to protect against any additional memory failure caused by a 'single-bit' error in the same memory rank.
ADDDC Sparing: (Default = "Disable")
Adaptive Double Device Data Correction (ADDDC) Sparing detects the predetermined threshold for correctable errors, copying the contents of the failing DIMM to spare memory. The failing DIMM or memory rank will then be disabled.
Available options are:
Patrol Scrub: (Default = "Enable")
Enable or disable the ability to proactively search the system memory, repairing correctable errors.