## Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

### CPU2017 License:
9019

### Test Sponsor:
Cisco Systems

### Tested by:
Cisco Systems

### Test Date:
Oct-2017

### Hardware Availability:
Aug-2017

### Software Availability:
Sep-2017

### Software

#### OS:
SUSE Linux Enterprise Server 12 SP2 (x86_64)

#### Compiler:
C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux;
Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux

#### Parallel:
Yes

#### Firmware:
Version 3.2.1d released Jul-2017

#### File System:
xfs

#### System State:
Run level 3 (multi-user)

#### Base Pointers:
64-bit

#### Peak Pointers:
64-bit

#### Other:
None

#### Power Management:
--

### Software

#### System State:
Run level 3 (multi-user)

#### Base Pointers:
64-bit

#### Peak Pointers:
64-bit

#### Other:
None

#### Power Management:
--

### Hardware

#### CPU Name:
Intel Xeon Gold 6154

#### Max MHz:
3700

#### Nominal:
3000

#### Enabled:
36 cores, 2 chips

#### Orderable:
1.2 Chips

#### Cache L1:
32 KB I + 32 KB D on chip per core

#### L2:
1 MB I+D on chip per core

#### L3:
24.75 MB I+D on chip per chip

#### Other:
None

#### Memory:
384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)

#### Storage:
1 x 240 GB M.2 SATA SSD

#### Other:
None

---

### Benchmark Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed\textsuperscript{\textregistered}2017\textunderscore fp_base</th>
<th>SPECspeed\textsuperscript{\textregistered}2017\textunderscore fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>36</td>
<td>121</td>
<td>122</td>
</tr>
</tbody>
</table>
### Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

---

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

---

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
<th>Base Seconds</th>
<th>Base Ratio</th>
<th>Peak Seconds</th>
<th>Peak Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>36</td>
<td>117 506</td>
<td><strong>117 505</strong></td>
<td>117 505</td>
<td>117 504</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>36</td>
<td>102 163</td>
<td><strong>102 163</strong></td>
<td>102 164</td>
<td>101 165</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>36</td>
<td>119 44.1</td>
<td><strong>119 44.1</strong></td>
<td>119 44.1</td>
<td>119 44.0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>36</td>
<td>133 99.5</td>
<td><strong>133 99.3</strong></td>
<td>134 98.7</td>
<td>127 104</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>36</td>
<td><strong>97.1 91.2</strong></td>
<td>96.9 91.5</td>
<td>97.3 91.1</td>
<td>97.2 91.1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>36</td>
<td>161 73.5</td>
<td><strong>162 73.4</strong></td>
<td>161 73.6</td>
<td>159 74.5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>36</td>
<td>118 123</td>
<td><strong>118 122</strong></td>
<td>118 122</td>
<td>117 123</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>644.nab_s</td>
<td>36</td>
<td>74.0 236</td>
<td><strong>73.9 236</strong></td>
<td>74.0 236</td>
<td>73.9 236</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>36</td>
<td>110 82.9</td>
<td><strong>110 83.0</strong></td>
<td>110 83.1</td>
<td>110 82.6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>36</td>
<td><strong>133 119</strong></td>
<td>132 119</td>
<td>133 118</td>
<td>131 120</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**SPECspeed®2017_fp_base = 121**  
**SPECspeed®2017_fp_peak = 122**

---

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

---

### General Notes

Environment variables set by runcpu before the start of the run:
- `KMP_AFFINITY = "granularity=fine,compact"`
- `LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"`
- `OMP_STACKSIZE = "192M"`

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
`sync; echo 3> /proc/sys/vm/drop_caches`

---

### Platform Notes

BIOS Settings:  
- Intel HyperThreading Technology set to Disabled  
- CPU performance set to Enterprise  
- Power Performance Tuning set to OS  
- SNC set to Disabled  
- IMC Interleaving set to Auto  
- Patrol Scrub set to Disabled  
- Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f

(Continued on next page)
Platform Notes (Continued)

running on linux-3u87 Sat Sep 30 17:20:14 2017

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz
  2 "physical id"s (chips)
  36 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings : 18
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                36
On-line CPU(s) list:   0-35
Thread(s) per core:    1
Core(s) per socket:    18
Socket(s):             2
NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz
Stepping:              4
CPU MHz:               1300.000
CPU max MHz:           3001.0000
CPU min MHz:           1200.0000
BogoMIPS:              5999.98
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              25344K
NUMA node0 CPU(s):     0-17
NUMA node1 CPU(s):     18-35
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
                       pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
                       lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
                       aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

SPECspeed\textsuperscript{\textregistered}2017\textsubscript{fp}\textsubscript{base} = 121
SPECspeed\textsuperscript{\textregistered}2017\textsubscript{fp}\textsubscript{peak} = 122

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Oct-2017</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: Sep-2017</td>
</tr>
</tbody>
</table>

Platform Notes (Continued)

```plaintext
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm intel_pt
tpr_shadow vmni flexpriority ept vpid fsgsgsbase tsc_adjust bmi1 hle avx2 smep bmi2
ermi invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd
avx512bw avx512vl xsaveopt xsavevc xgetbv1 cqm_llc cqm_occu p_llc
```

/proc/cpuinfo cache data

```
cache size : 25344 KB
```

From numactl --hardware

```
WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
node 0 size: 192074 MB
node 0 free: 183346 MB
node 1 cpus: 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
node 1 size: 193504 MB
node 1 free: 179245 MB
node distances:
node   0   1
0:   10  21
1:   21  10
```

From /proc/meminfo

```
MemTotal:       394832580 kB
HugePages_Total:       0
Hugepagesize:       2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
```

```
uname -a:
Linux linux-3u87 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux
```
SPEC CPU®2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

SPECspeed®2017_fp_base = 121
SPECspeed®2017_fp_peak = 122

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

run-level 3 Jan 18 23:10

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdb1 xfs 224G 66G 158G 30% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
| C               | 619.lbm_s(base, peak) 638.imagick_s(base, peak) 644.nab_s(base, peak) |
| icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved. |
==============================================================================

==============================================================================
| C++, C, Fortran | 607.cactuBSSN_s(base, peak) |
| icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved. |
| icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved. |
| ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved. |
==============================================================================

==============================================================================
| Fortran         | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak) 654.roms_s(base, peak) |
| ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved. |
==============================================================================

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

SPECspeed®2017_fp_base = 121
SPECspeed®2017_fp_peak = 122

Compiler Version Notes (Continued)

Fortran, C
621.wrf_s(base, peak) 627.cam4_s(base, peak)
628.pop2_s(base, peak)

ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

SPECspeed®2017_fp_base = 121
SPECspeed®2017_fp_peak = 122

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Base Other Flags

C benchmarks:
-m64 -std=c11

Fortran benchmarks:
-m64

Benchmarks using both Fortran and C:
-m64 -std=c11

Benchmarks using Fortran, C, and C++:
-m64 -std=c11

Peak Compiler Invocation

C benchmarks:
icc

Fortran benchmarks:
ifort

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017 fp_base = 121</th>
<th>SPECspeed®2017 fp_peak = 122</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Date: Oct-2017</td>
<td>Hardware Availability: Aug-2017</td>
</tr>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Software Availability: Sep-2017</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td></td>
</tr>
</tbody>
</table>

CPU2017 License: 9019

Peak Compiler Invocation (Continued)

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
619.lbm_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP

638.imagick_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP

644.nab_s: Same as 638.imagick_s

Fortran benchmarks:
-prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6154, 3.00GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Optimization Flags (Continued)

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:
- prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch
- ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3
- DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs
- align array32byte

Peak Other Flags

C benchmarks:
- m64 -std=c11

Fortran benchmarks:
- m64

Benchmarks using both Fortran and C:
- m64 -std=c11

Benchmarks using Fortran, C, and C++:
- m64 -std=c11

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-09-30 17:20:13-0400.
Originally published on 2017-10-26.