SPEC® CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR650
(2.60 GHz, Intel Xeon Gold 6126)

SPECspeed2017_fp_base = 95.2

SPECspeed2017_fp_peak = 96.3

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017



Hardware

CPU Name:	Intel Xeon Gold 6126
Max MHz.:	3700
Nominal:	2600
Enabled:	24 cores, 2 chips
Orderable:	1,2 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	19.25 MB I+D on chip per chip
Other:	None
Memory:	384 GB (24 x 16 GB 2Rx8 PC4-2666V-R)
Storage:	1 x 800 GB SAS SSD
Other:	None

Software

OS:	SUSE Linux Enterprise Server 12 SP2 (x86_64) Kernel 4.4.21-69-default
Compiler:	C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
Parallel:	Yes
Firmware:	Lenovo BIOS Version IVE109Q 1.00 released Jun-2017
File System:	btrfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	None

SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR650
(2.60 GHz, Intel Xeon Gold 6126)

SPECspeed2017_fp_base = 95.2

SPECspeed2017_fp_peak = 96.3

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	24	**132**	**446**	132	446	132	445	24	**132**	**447**	132	447	133	443
607.cactuBSSN_s	24	142	117	143	116	**143**	**117**	24	141	118	**141**	**118**	140	119
619.lbm_s	24	**126**	**41.4**	126	41.5	126	41.4	24	126	41.5	**126**	**41.4**	127	41.4
621.wrf_s	24	167	79.0	167	79.3	**167**	**79.2**	24	**161**	**82.0**	162	81.6	160	82.6
627.cam4_s	24	157	56.4	**158**	**56.1**	158	56.1	24	158	56.1	**158**	**56.2**	158	56.3
628.pop2_s	24	188	63.1	188	63.3	**188**	**63.2**	24	189	62.8	186	63.8	**186**	**63.8**
638.imagick_s	24	174	83.1	174	82.9	**174**	**83.0**	24	173	83.2	**174**	**83.1**	174	83.0
644.nab_s	24	**114**	**153**	114	153	114	153	24	114	153	**114**	**153**	114	153
649.fotonik3d_s	24	118	77.4	**118**	**77.4**	118	77.2	24	116	78.5	118	77.2	**118**	**77.5**
654.roms_s	24	153	103	**153**	**103**	153	103	24	**147**	**107**	146	108	147	107

SPECspeed2017_fp_base = 95.2

SPECspeed2017_fp_peak = 96.3

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

General Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017.1.0.2.ic18.0/lib/ia32:/home/cpu2017.1.0.2.ic18.0/lib/intel64"
LD_LIBRARY_PATH = "$LD_LIBRARY_PATH:/home/cpu2017.1.0.2.ic18.0/je5.0.1-32:/home/cpu2017.1.0.2.ic18.0/je5.0.1-64"

 Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
 memory using Redhat Enterprise Linux 7.4
 Transparent Huge Pages enabled by default
 Prior to runcpu invocation
 Filesystem page cache synced and cleared with:
 sync; echo 3>       /proc/sys/vm/drop_caches
```

Platform Notes

```
BIOS configuration:
Choose Operating Mode set to Maximum Performance
Hyper-Threading set to Disable
MONITORMWAIT set to Enable
Adjacent Cache Prefetch set to Disable
XPT Prefetcher set to Enable
Stale AtoS set to Enable
DCA set to Enable
 Sysinfo program /home/cpu2017.1.0.2.ic18.0/bin/sysinfo
```

(Continued on next page)

Platform Notes (Continued)

```
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on Cyborg-SPECcpu2006-SUSE12SP2 Mon Nov 27 17:11:23 2017

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
   https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
   model name : Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
      2  "physical id"s (chips)
      24 "processors"
   cores, siblings (Caution: counting these is hw and system dependent. The following
   excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
      cpu cores : 12
      siblings  : 12
      physical 0: cores 0 1 2 4 5 6 8 9 10 11 13 14
      physical 1: cores 0 1 2 4 5 6 8 9 10 11 13 14

From lscpu:
     Architecture:          x86_64
     CPU op-mode(s):        32-bit, 64-bit
     Byte Order:            Little Endian
     CPU(s):                24
     On-line CPU(s) list:   0-23
     Thread(s) per core:    1
     Core(s) per socket:    12
     Socket(s):             2
     NUMA node(s):          2
     Vendor ID:             GenuineIntel
     CPU family:            6
     Model:                 85
     Model name:            Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz
     Stepping:              4
     CPU MHz:               2593.877
     BogoMIPS:              5187.75
     Virtualization:        VT-x
     L1d cache:             32K
     L1i cache:             32K
     L2 cache:              1024K
     L3 cache:              19712K
     NUMA node0 CPU(s):     0-11
     NUMA node1 CPU(s):     12-23
     Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
     pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
     lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
     aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
     fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
```

(Continued on next page)

Platform Notes (Continued)

```
      xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm intel_pt
      tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2
      erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd
      avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

 /proc/cpuinfo cache data
    cache size : 19712 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 2 nodes (0-1)
   node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11
   node 0 size: 193110 MB
   node 0 free: 191932 MB
   node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23
   node 1 size: 193504 MB
   node 1 free: 191508 MB
   node distances:
   node   0   1
     0:  10  21
     1:  21  10

 From /proc/meminfo
    MemTotal:       395893660 kB
    HugePages_Total:       0
    Hugepagesize:       2048 kB

 From /etc/*release* /etc/*version*
    SuSE-release:
       SUSE Linux Enterprise Server 12 (x86_64)
       VERSION = 12
       PATCHLEVEL = 2
       # This file is deprecated and will be removed in a future service pack or release.
       # Please check /etc/os-release for details about this release.
    os-release:
       NAME="SLES"
       VERSION="12-SP2"
       VERSION_ID="12.2"
       PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
       ID="sles"
       ANSI_COLOR="0;32"
       CPE_NAME="cpe:/o:suse:sles:12:sp2"

 uname -a:
    Linux Cyborg-SPECcpu2006-SUSE12SP2 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC
    2016 (9464f67) x86_64 x86_64 x86_64 GNU/Linux
```

(Continued on next page)

Platform Notes (Continued)

```
 run-level 3 Nov 27 11:58

 SPEC is set to: /home/cpu2017.1.0.2.ic18.0
    Filesystem     Type   Size  Used Avail Use% Mounted on
    /dev/sdb2      btrfs  744G  174G  570G  24% /home

 Additional information from dmidecode follows.  WARNING: Use caution when you interpret
 this section. The 'dmidecode' program reads system data which is "intended to allow
 hardware to be accurately determined", but the intent may not be met, as there are
 frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
   BIOS Lenovo -[IVE109Q-1.00]- 06/28/2017
   Memory:
    24x Samsung M393A2K43BB1-CTD 16 GB 2 rank 2666

 (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
 CC  619.lbm_s(base) 638.imagick_s(base, peak) 644.nab_s(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC   619.lbm_s(peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 FC  607.cactuBSSN_s(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
FC   607.cactuBSSN_s(peak)
------------------------------------------------------------------------------
```

(Continued on next page)

Compiler Version Notes (Continued)

```
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 FC  603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
FC   603.bwaves_s(peak) 649.fotonik3d_s(peak) 654.roms_s(peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 CC  621.wrf_s(base) 627.cam4_s(base, peak) 628.pop2_s(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC   621.wrf_s(peak) 628.pop2_s(peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

(Continued on next page)

Base Compiler Invocation (Continued)

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP

(Continued on next page)

Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):
`-nostandard-realloc-lhs -align array32byte`

Base Other Flags

C benchmarks:
`-m64 -std=c11`

Fortran benchmarks:
`-m64`

Benchmarks using both Fortran and C:
`-m64 -std=c11`

Benchmarks using Fortran, C, and C++:
`-m64 -std=c11`

Peak Compiler Invocation

C benchmarks:
`icc`

Fortran benchmarks:
`ifort`

Benchmarks using both Fortran and C:
`ifort icc`

Benchmarks using Fortran, C, and C++:
`icpc icc ifort`

Peak Portability Flags

`Same as Base Portability Flags`

Peak Optimization Flags

C benchmarks:

619.lbm_s: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP`

638.imagick_s: `-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP`

644.nab_s: `Same as 638.imagick_s`

Fortran benchmarks:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-DSPEC_SUPPRESS_OPENMP -DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp -nostandard-realloc-lhs -align array32byte`

Benchmarks using both Fortran and C:

621.wrf_s: `-prof-gen`(pass 1) `-prof-use`(pass 2) `-O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte`

627.cam4_s: `-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte`

628.pop2_s: `Same as 621.wrf_s`

Benchmarks using Fortran, C, and C++:
`-prof-gen`(pass 1) `-prof-use`(pass 2) `-O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte`

Peak Other Flags

C benchmarks:
`-m64 -std=c11`

(Continued on next page)

Peak Other Flags (Continued)

Fortran benchmarks:
`-m64`

Benchmarks using both Fortran and C:
`-m64 -std=c11`

Benchmarks using Fortran, C, and C++:
`-m64 -std=c11`

The flags files that were used to format this result can be browsed at
`http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html`
`http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-SKL-A.html`

You can also download the XML flags sources by saving the following links:
`http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml`
`http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-SKL-A.xml`

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2017-11-27 04:11:22-0500.
Report generated on 2018-10-31 13:16:40 by CPU2017 PS formatter v6067.
Originally published on 2017-12-26.