## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.83</td>
<td>9.11</td>
</tr>
</tbody>
</table>

### Software

**CPU Name:** Intel Xeon Gold 6134M  
**Max MHz:** 3700  
**Nominal:** 3200  
**Enabled:** 16 cores, 2 chips  
**Orderable:** 1,2 Chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 24.75 MB I+D on chip per chip  
**Other:** None  
**Memory:** 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
**Storage:** 1 x 600 GB SAS HDD, 10K RPM  
**Other:** None  

**OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default  
**Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux  
**Parallel:** Yes  
**Firmware:** Version 3.2.1d released Jul-2017  
**File System:** xfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 64-bit  
**Peak Pointers:** 32/64-bit  
**Other:** jemalloc: jemalloc memory allocator library V5.0.1; jemalloc: configured and built at default for 32bit (i686) and 64bit (x86_64) targets; jemalloc: built with the RedHat Enterprise 7.4, and the system compiler gcc 4.8.5; jemalloc: sources avilable from jemalloc.net or releases  

**Power Management:** --

### Hardware

**CPU Name:** Intel Xeon Gold 6134M  
**Max MHz:** 3700  
**Nominal:** 3200  
**Enabled:** 16 cores, 2 chips  
**Orderable:** 1,2 Chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 24.75 MB I+D on chip per chip  
**Other:** None  
**Memory:** 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
**Storage:** 1 x 600 GB SAS HDD, 10K RPM  
**Other:** None  

### Performance Results

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench</td>
<td>16</td>
<td>7.40</td>
<td>9.51</td>
</tr>
<tr>
<td>gcc</td>
<td>16</td>
<td>9.72</td>
<td>11.3</td>
</tr>
<tr>
<td>mcf</td>
<td>16</td>
<td>6.50</td>
<td>11.8</td>
</tr>
<tr>
<td>omnetpp</td>
<td>16</td>
<td>6.66</td>
<td>10.1</td>
</tr>
<tr>
<td>xalancbmk</td>
<td>16</td>
<td>9.49</td>
<td></td>
</tr>
<tr>
<td>x264</td>
<td>16</td>
<td>5.08</td>
<td></td>
</tr>
<tr>
<td>deepsjeng</td>
<td>16</td>
<td>3.86</td>
<td></td>
</tr>
<tr>
<td>leela</td>
<td>16</td>
<td>4.34</td>
<td></td>
</tr>
<tr>
<td>exchange2</td>
<td>16</td>
<td>20.2</td>
<td></td>
</tr>
<tr>
<td>xz</td>
<td>16</td>
<td>20.6</td>
<td></td>
</tr>
</tbody>
</table>
SPEC CPU®2017 Integer Speed Result

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base</th>
<th></th>
<th></th>
<th></th>
<th>Peak</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Threads</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Seconds</td>
<td>Ratio</td>
<td>Threads</td>
</tr>
<tr>
<td>600.perlbench_s</td>
<td>16</td>
<td>286</td>
<td>6.20</td>
<td>286</td>
<td>6.21</td>
<td>286</td>
<td>6.22</td>
<td>16</td>
</tr>
<tr>
<td>605.mcf_s</td>
<td>16</td>
<td>419</td>
<td>11.3</td>
<td>420</td>
<td>11.3</td>
<td>424</td>
<td>11.1</td>
<td>16</td>
</tr>
<tr>
<td>620.omnetpp_s</td>
<td>16</td>
<td>251</td>
<td>6.49</td>
<td>248</td>
<td>6.57</td>
<td>251</td>
<td>6.50</td>
<td>16</td>
</tr>
<tr>
<td>623.xalanchmk_s</td>
<td>16</td>
<td>152</td>
<td>9.32</td>
<td>149</td>
<td>9.49</td>
<td>149</td>
<td>9.53</td>
<td>16</td>
</tr>
<tr>
<td>625.x264_s</td>
<td>16</td>
<td>150</td>
<td>11.8</td>
<td>150</td>
<td>11.8</td>
<td>149</td>
<td>11.8</td>
<td>16</td>
</tr>
<tr>
<td>631.deepsjeng_s</td>
<td>16</td>
<td>282</td>
<td>5.08</td>
<td>282</td>
<td>5.08</td>
<td>282</td>
<td>5.08</td>
<td>16</td>
</tr>
<tr>
<td>641.leela_s</td>
<td>16</td>
<td>393</td>
<td>4.35</td>
<td>393</td>
<td>4.34</td>
<td>393</td>
<td>4.34</td>
<td>16</td>
</tr>
<tr>
<td>648.exchange2_s</td>
<td>16</td>
<td>219</td>
<td>13.4</td>
<td>220</td>
<td>13.4</td>
<td>219</td>
<td>13.4</td>
<td>16</td>
</tr>
<tr>
<td>657.xz_s</td>
<td>16</td>
<td>306</td>
<td>20.2</td>
<td>306</td>
<td>20.2</td>
<td>303</td>
<td>20.4</td>
<td>16</td>
</tr>
</tbody>
</table>

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,scatter"
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "702M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3 > /proc/sys/vm/drop_caches
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.
The system as described on this result page was formerly

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

General Notes (Continued)

generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux Fri Dec 22 10:22:01 2017

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name: Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz
2 "physical id"s (chips)
16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 8
physical 0: cores 0 2 3 9 16 19 26 27
physical 1: cores 0 2 3 9 16 19 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 16
On-line CPU(s) list: 0-15
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 2

(Continued on next page)
SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

NUMA node(s):          2
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Gold 6134M CPU @ 3.20GHz
Stepping:              4
CPU MHz:               2062.427
CPU max MHz:           3700.0000
CPU min MHz:           1200.0000
BogoMIPS:              6400.04
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              25344K
NUMA node0 CPU(s):     0-7
NUMA node1 CPU(s):     8-15
Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpref eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtrr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes xsave avx f16c rdrand lahf_lm abm 3nowprefetch ida arat epb pln pts dtherm hwp
hwp_act_window hwp_epp hwp_pkg_req intel_pt tpr_shadow vml照明 futex sched xsaveopt
rt pae mce cmov cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer
aes

/proc/cpuinfo cache data
  cache size : 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
    available: 2 nodes (0-1)
    node 0 cpus: 0 1 2 3 4 5 6 7
    node 0 size: 192669 MB
    node 0 free: 192021 MB
    node 1 cpus: 8 9 10 11 12 13 14 15
    node 1 size: 193504 MB
    node 1 free: 192886 MB
    node distances:
      node 0 1
      0:  10  21
      1:  21  10

From /proc/meminfo
  MemTotal:   395441748 KB

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

<table>
<thead>
<tr>
<th>Spec CPU®2017 Integer Speed Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed®2017_int_base = 8.83</td>
</tr>
<tr>
<td>SPECspeed®2017_int_peak = 9.11</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Dec-2017
Tested by: Cisco Systems
Hardware Availability: Aug-2017
Software Availability: Sep-2017

### Platform Notes (Continued)

<table>
<thead>
<tr>
<th>HugePages_Total:</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hugepagesize:</td>
<td>2048 kB</td>
</tr>
</tbody>
</table>

From /etc/*release* /etc/*version*

SuSE-release:
- SUSE Linux Enterprise Server 12 (x86_64)
- VERSION = 12
- PATCHLEVEL = 2
  - # This file is deprecated and will be removed in a future service pack or release.
  - # Please check /etc/os-release for details about this release.

os-release:
- NAME="SLES"
- VERSION="12-SP2"
- VERSION_ID="12.2"
- PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
- ID="sles"
- ANSI_COLOR="0;32"
- CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
- Linux linux 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67) x86_64
- x86_64 x86_64 GNU/Linux

run-level 3 Jan 4 04:36

SPEC is set to: /home/cpu2017

<table>
<thead>
<tr>
<th>Filesystem</th>
<th>Type</th>
<th>Size</th>
<th>Used</th>
<th>Avail</th>
<th>Use%</th>
<th>Mounted on</th>
</tr>
</thead>
<tbody>
<tr>
<td>/dev/sda1</td>
<td>xfs</td>
<td>280G</td>
<td>146G</td>
<td>134G</td>
<td>53%</td>
<td>/</td>
</tr>
</tbody>
</table>

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017
Memory:
- 24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

### Compiler Version Notes

Compiler Version Notes

C
- 600.perlbench_s(base, peak)
- 602.gcc_s(base, peak)
- 605.mcf_s(base, peak)
- 625.x264_s(base, peak)
- 657.xz_s(base, peak)

icc (ICC) 18.0.0 20170811

(Continued on next page)
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPEC CPU®2017 Integer Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Compiler Version Notes (Continued)
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
C++ | 620.omnetpp_s(base, peak) 623.xalancbmk_s(base, peak)
    | 631.deepsjeng_s(base, peak) 641.leela_s(base, peak)
    icpc (ICC) 18.0.0 20170811
------------------------------------------------------------------------------
Fortran | 648.exchange2_s(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811

Base Compiler Invocation

C benchmarks:
ic

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Base Portability Flags

600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64
602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -DSPEC_LP64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64
## Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

<table>
<thead>
<tr>
<th>SPECspeed®2017_int_base</th>
<th>SPECspeed®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.83</td>
<td>9.11</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  

### Base Optimization Flags

- C benchmarks:
  - `-Wl,-z,muldefs`, `-xCORE-AVX512`, `-ipo`, `-O3`, `-no-prec-div`
  - `-qopt-mem-layout-trans=3`, `-qopenmp`, `-DSPEC_OPENMP`
  - `-L/usr/local/je5.0.1-64/lib`, `-ljemalloc`

- C++ benchmarks:
  - `-Wl,-z,muldefs`, `-xCORE-AVX512`, `-ipo`, `-O3`, `-no-prec-div`
  - `-qopt-mem-layout-trans=3`
  - `-L/usr/local/je5.0.1-64/lib`, `-ljemalloc`

- Fortran benchmarks:
  - `-Wl,-z,muldefs`, `-xCORE-AVX512`, `-ipo`, `-O3`, `-no-prec-div`
  - `-qopt-mem-layout-trans=3`, `-nostandard-realloc-lhs`, `-align array32byte`
  - `-L/usr/local/je5.0.1-64/lib`, `-ljemalloc`

### Base Other Flags

- C benchmarks:
  - `-m64`, `-std=c11`

- C++ benchmarks:
  - `-m64`

- Fortran benchmarks:
  - `-m64`

### Peak Compiler Invocation

- C benchmarks:
  - `icc`

- C++ benchmarks:
  - `icpc`

- Fortran benchmarks:
  - `ifort`

### Peak Portability Flags

- `600.perlbench_s: -DSPEC_LP64 -DSPEC_LINUX_X64`

*(Continued on next page)*
Peek Portability Flags (Continued)

602.gcc_s: -DSPEC_LP64
605.mcf_s: -DSPEC_LP64
620.omnetpp_s: -DSPEC_LP64
623.xalancbmk_s: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
625.x264_s: -DSPEC_LP64
631.deepsjeng_s: -DSPEC_LP64
641.leela_s: -DSPEC_LP64
648.exchange2_s: -DSPEC_LP64
657.xz_s: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

600.perlbench_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3 -no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -fno-strict-overflow -L/usr/local/je5.0.1-64/lib -ljemalloc
602.gcc_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-mem-layout-trans=3 -ipo -O3 -no-prec-div -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
605.mcf_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
625.x264_s: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
657.xz_s: Same as 602.gcc_s

C++ benchmarks:

620.omnetpp_s: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -L/usr/local/je5.0.1-64/lib -ljemalloc
Cisco Systems
Cisco UCS B200 M5 (Intel Xeon Gold 6134M, 3.20 GHz)

SPECspeed®2017_int_base = 8.83
SPECspeed®2017_int_peak = 9.11

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Dec-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Optimization Flags (Continued)

623.xalancbmk_s: -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32
-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP
-L/usr/local/je5.0.1-32/lib -ljemalloc

631.deepsjeng_s: Same as 620.omnetpp_s

641.leela_s: Same as 620.omnetpp_s

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/usr/local/je5.0.1-64/lib -ljemalloc

Peak Other Flags

C benchmarks:
-m64 -std=c11

C++ benchmarks (except as noted below):
-m64

623.xalancbmk_s: -m32

Fortran benchmarks:
-m64

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-22 10:22:00-0500.
Report generated on 2020-08-05 14:19:55 by CPU2017 PDF formatter v6255.
Originally published on 2018-02-23.