## SPEC® CPU2017 Floating Point Speed Result

**Cisco Systems**  
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

<table>
<thead>
<tr>
<th><strong>Thread</strong></th>
<th><strong>Threads</strong></th>
<th><strong>SPECspeed2017_fp_base</strong></th>
<th><strong>SPECspeed2017_fp_peak</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>80</td>
<td>81.2</td>
<td>81.2</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>80</td>
<td>76.7</td>
<td>76.3</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>80</td>
<td>139</td>
<td>140</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>80</td>
<td>58.1</td>
<td>58.0</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>80</td>
<td>195</td>
<td>195</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>80</td>
<td>112</td>
<td>112</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>654.roms_s</td>
<td>80</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Hardware**

- **CPU Name:** Intel Xeon Gold 6148
- **Max MHz.:** 3700
- **Nominal:** 2400
- **Enabled:** 80 cores, 4 chips
- **Orderable:** 2,4 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 27.5 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
- **Storage:** 1 x 600 GB SAS HDD, 10K RPM
- **Other:** None

**Software**

- **OS:** SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.21-69-default
- **Compiler:** C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
- **Parallel:** Yes
- **Firmware:** Version 3.2.2a released Sep-2017
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None
SPEC CPU2017 Floating Point Speed Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Threads</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>603.bwaves_s</td>
<td>80</td>
<td>68.8</td>
<td>857</td>
<td>69.1</td>
<td>853</td>
<td>69.8</td>
<td>845</td>
</tr>
<tr>
<td>607.cactuBSSN_s</td>
<td>80</td>
<td>75.9</td>
<td>220</td>
<td>75.7</td>
<td>220</td>
<td>75.8</td>
<td>220</td>
</tr>
<tr>
<td>619.lbm_s</td>
<td>80</td>
<td>64.5</td>
<td>81.2</td>
<td>64.8</td>
<td>80.9</td>
<td>64.5</td>
<td>81.2</td>
</tr>
<tr>
<td>621.wrf_s</td>
<td>80</td>
<td>172</td>
<td>76.7</td>
<td>172</td>
<td>76.9</td>
<td>177</td>
<td>74.7</td>
</tr>
<tr>
<td>627.cam4_s</td>
<td>80</td>
<td>63.9</td>
<td>139</td>
<td>63.2</td>
<td>140</td>
<td>63.8</td>
<td>139</td>
</tr>
<tr>
<td>628.pop2_s</td>
<td>80</td>
<td>203</td>
<td>58.5</td>
<td>204</td>
<td>58.1</td>
<td>205</td>
<td>57.9</td>
</tr>
<tr>
<td>638.imagick_s</td>
<td>80</td>
<td>74.1</td>
<td>195</td>
<td>74.0</td>
<td>195</td>
<td>76.7</td>
<td>188</td>
</tr>
<tr>
<td>644.nab_s</td>
<td>80</td>
<td>48.2</td>
<td>363</td>
<td>48.2</td>
<td>362</td>
<td>48.0</td>
<td>364</td>
</tr>
<tr>
<td>649.fotonik3d_s</td>
<td>80</td>
<td>79.7</td>
<td>114</td>
<td>81.5</td>
<td>112</td>
<td>81.6</td>
<td>112</td>
</tr>
<tr>
<td>654.roms_s</td>
<td>80</td>
<td>63.9</td>
<td>247</td>
<td>66.8</td>
<td>236</td>
<td>68.4</td>
<td>230</td>
</tr>
</tbody>
</table>

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/opt/cpu2017/lib/ia32:/opt/cpu2017/lib/intel64:/opt/cpu2017/je5.0.1-32:/opt/cpu2017/je5.0.1-64"
OMP_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly

(Continued on next page)
SPEC CPU2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>168</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>169</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
CPU2017 License: 9019

General Notes (Continued)

generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-qiwr Mon Nov 27 09:19:14 2017

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
4 "physical id"s (chips)
80 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 20
siblings : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 2: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28
physical 3: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 80
On-line CPU(s) list: 0-79
Thread(s) per core: 1

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

Platform Notes (Continued)

Core(s) per socket: 20
Socket(s): 4
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
Stepping: 4
CPU MHz: 2964.203
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s): 0-19
NUMA node1 CPU(s): 20-39
NUMA node2 CPU(s): 40-59
NUMA node3 CPU(s): 60-79

Flags: fpu vme de pse mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl pge mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl pge mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl pge mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl pge mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

node 3 cpus: 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79
node 3 size: 193518 MB
node 3 free: 192255 MB
node distances:
node 0 1 2 3
0: 10 21 21 21
1: 21 10 21 21
2: 21 21 10 21
3: 21 21 21 10

From /proc/meminfo
MemTotal: 791028648 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
Linux linux-qiwr 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 4 06:35

SPEC is set to: /opt/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 280G 144G 136G 52% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. B480M5.3.2.2a.0.0919171641 09/19/2017
Memory:

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Platform Notes (Continued)

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
 CC  619.lbm_s(base) 638.imagick_s(base, peak) 644.nab_s(base, peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
 CC  619.lbm_s(peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
 FC  607.cactuBSSN_s(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
 FC   607.cactuBSSN_s(peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
==============================================================================
 FC  603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Compiler Version Notes (Continued)
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

奓 603.bwaves_s(peak) 649.fotonik3d_s(peak) 654.roms_s(peak)
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

컽 621.wrf_s(base) 627.cam4_s(base, peak) 628.pop2_s(base)
nifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

奓 621.wrf_s(peak) 628.pop2_s(peak)
nifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation
C benchmarks:
icc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPECspeed2017_fp_base = 168
SPECspeed2017_fp_peak = 169

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Nov-2017
Hardware Availability: Aug-2017
Tested by: Cisco Systems
Software Availability: Sep-2017

Base Portability Flags

603.bwaves_s: -DSPEC_LP64
607.cactuBSSN_s: -DSPEC_LP64
619.hm9_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte

Base Other Flags

C benchmarks:
-m64 -std=c11

Fortran benchmarks:
-m64
### Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>168</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECspeed2017_fp_peak</td>
<td>169</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Nov-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

### Base Other Flags (Continued)
Benchmarks using both Fortran and C:
- `-m64 -std=c11`

Benchmarks using Fortran, C, and C++:
- `-m64 -std=c11`

### Peak Compiler Invocation
**C benchmarks:**
- `icc`

**Fortran benchmarks:**
- `ifort`

Benchmarks using both Fortran and C:
- `ifort icc`

Benchmarks using Fortran, C, and C++:
- `icpc icc ifort`

### Peak Portability Flags
Same as Base Portability Flags

### Peak Optimization Flags
**C benchmarks:**
- `619.lbm_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP`

- `638.imagick_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP`

- `644.nab_s: Same as 638.imagick_s`

(Continued on next page)
Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPEC CPU2017 Floating Point Speed Result

Cisco Systems
Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

SPEC CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

CPU2017 License: 9019
Test Date: Nov-2017
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Peak Optimization Flags (Continued)

Fortran benchmarks:
-prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -gopenmp
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

621.wrf_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div
-qopt-mem-layout-trans=3 -DSPEC_SUPPRESS_OPENMP -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-DSPEC_OPENMP -nostandard-realloc-lhs -align array32byte

628.pop2_s: Same as 621.wrf_s

Benchmarks using Fortran, C, and C++:
-prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch
-ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3
-DSPEC_SUPPRESS_OPENMP -qopenmp -DSPEC_OPENMP -nostandard-realloc-lhs
-align array32byte

Peak Other Flags

C benchmarks:
-m64 -std=c11

Fortran benchmarks:
-m64

Benchmarks using both Fortran and C:
-m64 -std=c11

Benchmarks using Fortran, C, and C++:
-m64 -std=c11

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html
## SPEC CPU2017 Floating Point Speed Result

### Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6148, 2.40 GHz)

<table>
<thead>
<tr>
<th>SPECspeed2017_fp_base</th>
<th>SPECspeed2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>168</td>
<td>169</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Nov-2017  
**Hardware Availability:** Aug-2017  
**Software Availability:** Sep-2017

You can also download the XML flags sources by saving the following links:

- [http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml](http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml)

---

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2017-11-27 09:19:14-0500.  
Originally published on 2018-02-23.