SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR850
(2.60 GHz, Intel Xeon Gold 6142)

SPECrate2017_fp_base = 346

SPECrate2017_fp_peak = 354

CPU2017 License:	9017	**Test Date:**	Jan-2018
Test Sponsor:	Lenovo Global Technology	**Hardware Availability:**	Aug-2017
Tested by:	Lenovo Global Technology	**Software Availability:**	Sep-2017



Hardware

CPU Name:	Intel Xeon Gold 6142
Max MHz.:	3700
Nominal:	2600
Enabled:	64 cores, 4 chips, 2 threads/core
Orderable:	2,4 chips
Cache L1:	32 KB I + 32 KB D on chip per core
L2:	1 MB I+D on chip per core
L3:	22 MB I+D on chip per chip
Other:	None
Memory:	1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
Storage:	1 x 800 GB SAS SSD
Other:	None

Software

OS:	SUSE Linux Enterprise Server 12 SP2 (x86_64) Kernel 4.4.21-69-default
Compiler:	C/C++: Version 18.0.0.128 of Intel C/C++ Compiler for Linux; Fortran: Version 18.0.0.128 of Intel Fortran Compiler for Linux
Parallel:	No
Firmware:	Lenovo BIOS Version TEE115E 1.01 released Aug-2017
File System:	xfs
System State:	Run level 3 (multi-user)
Base Pointers:	64-bit
Peak Pointers:	64-bit
Other:	None

Copyright 2017-2018 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR850
(2.60 GHz, Intel Xeon Gold 6142)

SPECrate2017_fp_base = 346

SPECrate2017_fp_peak = 354

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology
Test Date: Jan-2018
Hardware Availability: Aug-2017
Software Availability: Sep-2017

Results Table

	Base							Peak						
Benchmark	**Copies**	**Seconds**	**Ratio**	**Seconds**	**Ratio**	**Seconds**	**Ratio**	**Copies**	**Seconds**	**Ratio**	**Seconds**	**Ratio**	**Seconds**	**Ratio**
503.bwaves_r	128	1406	913	**1405**	**913**	1402	915	128	1403	915	**1402**	**915**	1402	916
507.cactuBSSN_r	128	537	302	**537**	**302**	538	301	128	**544**	**298**	544	298	544	298
508.namd_r	128	454	268	455	268	**454**	**268**	128	452	269	454	268	**452**	**269**
510.parest_r	128	1591	210	**1610**	**208**	1622	206	128	1620	207	1613	208	**1616**	**207**
511.povray_r	128	710	421	**709**	**421**	709	422	128	598	500	598	500	**598**	**500**
519.lbm_r	128	**649**	**208**	650	208	649	208	128	**616**	**219**	616	219	617	219
521.wrf_r	128	714	402	**721**	**398**	723	397	128	721	398	715	401	**717**	**400**
526.blender_r	128	**521**	**374**	520	375	522	374	128	515	378	**516**	**378**	517	377
527.cam4_r	128	577	388	**578**	**388**	579	387	128	573	391	**573**	**391**	572	391
538.imagick_r	128	**552**	**576**	552	576	553	576	128	553	576	553	576	**553**	**576**
544.nab_r	128	**433**	**497**	434	497	432	498	128	425	507	**423**	**509**	423	510
549.fotonik3d_r	128	**1815**	**275**	1813	275	1816	275	128	1813	275	1816	275	**1814**	**275**
554.roms_r	128	1214	168	**1216**	**167**	1218	167	128	1177	173	1174	173	**1175**	**173**

SPECrate2017_fp_base = 346

SPECrate2017_fp_peak = 354

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

```
The numactl mechanism was used to bind copies to processors. The config file option 'submit'
was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.
```

Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
```

General Notes

```
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017.1.0.2.ic18.0/lib/ia32:/home/cpu2017.1.0.2.ic18.0/lib/intel64"
LD_LIBRARY_PATH = "$LD_LIBRARY_PATH:/home/cpu2017.1.0.2.ic18.0/je5.0.1-32:/home/cpu2017.1.0.2.ic18.0/je5.0.1-64"
 Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
 memory using Redhat Enterprise Linux 7.4
 Transparent Huge Pages enabled by default
 Prior to runcpu invocation
 Filesystem page cache synced and cleared with:
 sync; echo 3>       /proc/sys/vm/drop_caches
 runcpu command invoked through numactl i.e.:
 numactl --interleave=all runcpu <etc>
No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
```

(Continued on next page)

General Notes (Continued)

```
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on
past performance using the historical hardware and/or
software described on this result page.

The system as described on this result page was formerly
generally available.  At the time of this publication, it may
not be shipping, and/or may not be supported, and/or may fail
to meet other tests of General Availability described in the
SPEC OSG Policy document, http://www.spec.org/osg/policy.html

This measured result may not be representative of the result
that would be measured were this benchmark run with hardware
and software available as of the publication date.
```

Platform Notes

```
BIOS configuration:
Choose Operating Mode set to Maximum Performance
SNC set to Enable
Hardware Prefetcher set to Disable
MONITORM/WAIT set to Enable
Execute Disable Bit set to Disable
Intel Virtualization Technology set to Disable
DCA set to Enable
 Sysinfo program /home/cpu2017.1.0.2.ic18.0/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on Electron-02 Mon Jan  8 19:42:00 2018

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
       4  "physical id"s (chips)
       128 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 16
       siblings  : 32
```

(Continued on next page)

Platform Notes (Continued)

```
        physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
        physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
        physical 2: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
        physical 3: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

  From lscpu:
       Architecture:          x86_64
       CPU op-mode(s):        32-bit, 64-bit
       Byte Order:            Little Endian
       CPU(s):                128
       On-line CPU(s) list:   0-127
       Thread(s) per core:    2
       Core(s) per socket:    16
       Socket(s):             4
       NUMA node(s):          8
       Vendor ID:             GenuineIntel
       CPU family:            6
       Model:                 85
       Model name:            Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
       Stepping:              4
       CPU MHz:               2593.922
       BogoMIPS:              5187.84
       Virtualization:        VT-x
       L1d cache:             32K
       L1i cache:             32K
       L2 cache:              1024K
       L3 cache:              22528K
       NUMA node0 CPU(s):     0-3,8-11,64-67,72-75
       NUMA node1 CPU(s):     4-7,12-15,68-71,76-79
       NUMA node2 CPU(s):     16-19,24-27,80-83,88-91
       NUMA node3 CPU(s):     20-23,28-31,84-87,92-95
       NUMA node4 CPU(s):     32-35,40-43,96-99,104-107
       NUMA node5 CPU(s):     36-39,44-47,100-103,108-111
       NUMA node6 CPU(s):     48-51,56-59,112-115,120-123
       NUMA node7 CPU(s):     52-55,60-63,116-119,124-127
       Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
       pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
       lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
       aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
       fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
       xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb pln pts dtherm intel_pt
       tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2
       erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd
       avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

  /proc/cpuinfo cache data
     cache size : 22528 KB
```

(Continued on next page)

Platform Notes (Continued)

```
From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
physical chip.
  available: 8 nodes (0-7)
  node 0 cpus: 0 1 2 3 8 9 10 11 64 65 66 67 72 73 74 75
  node 0 size: 193130 MB
  node 0 free: 192569 MB
  node 1 cpus: 4 5 6 7 12 13 14 15 68 69 70 71 76 77 78 79
  node 1 size: 193528 MB
  node 1 free: 192986 MB
  node 2 cpus: 16 17 18 19 24 25 26 27 80 81 82 83 88 89 90 91
  node 2 size: 193528 MB
  node 2 free: 193018 MB
  node 3 cpus: 20 21 22 23 28 29 30 31 84 85 86 87 92 93 94 95
  node 3 size: 193528 MB
  node 3 free: 193008 MB
  node 4 cpus: 32 33 34 35 40 41 42 43 96 97 98 99 104 105 106 107
  node 4 size: 193528 MB
  node 4 free: 193052 MB
  node 5 cpus: 36 37 38 39 44 45 46 47 100 101 102 103 108 109 110 111
  node 5 size: 193528 MB
  node 5 free: 193045 MB
  node 6 cpus: 48 49 50 51 56 57 58 59 112 113 114 115 120 121 122 123
  node 6 size: 193528 MB
  node 6 free: 192974 MB
  node 7 cpus: 52 53 54 55 60 61 62 63 116 117 118 119 124 125 126 127
  node 7 size: 193525 MB
  node 7 free: 193034 MB
  node distances:
  node   0   1   2   3   4   5   6   7
    0:  10  11  21  21  21  21  31  31
    1:  11  10  21  21  21  21  31  31
    2:  21  21  10  11  31  31  21  21
    3:  21  21  11  10  31  31  21  21
    4:  21  21  31  31  10  11  21  21
    5:  21  21  31  31  11  10  21  21
    6:  31  31  21  21  21  21  10  11
    7:  31  31  21  21  21  21  11  10

From /proc/meminfo
   MemTotal:       1584975188 kB
   HugePages_Total:       0
   Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
```

(Continued on next page)

Copyright 2017-2018 Standard Performance Evaluation Corporation

Platform Notes (Continued)

```
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
   Linux Electron-02 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)
   x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 8 18:40

SPEC is set to: /home/cpu2017.1.0.2.ic18.0
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda4      xfs   689G  209G  481G  31% /home

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
  BIOS Lenovo -[TEE115E-1.01]- 08/11/2017
  Memory:
   48x Samsung M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
 CC  519.lbm_r(base) 538.imagick_r(base, peak) 544.nab_r(base)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC   519.lbm_r(peak) 544.nab_r(peak)
------------------------------------------------------------------------------
icc (ICC) 18.0.0 20170811
```

(Continued on next page)

Compiler Version Notes (Continued)

```
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 CXXC 508.namd_r(base) 510.parest_r(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CXXC 508.namd_r(peak) 510.parest_r(peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 CC  511.povray_r(base) 526.blender_r(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC   511.povray_r(peak) 526.blender_r(peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 FC  507.cactuBSSN_r(base)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
```

(Continued on next page)

Compiler Version Notes (Continued)

```
FC   507.cactuBSSN_r(peak)
------------------------------------------------------------------------------
icpc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 FC  503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
FC   554.roms_r(peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
 CC  521.wrf_r(base) 527.cam4_r(base)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------

==============================================================================
CC   521.wrf_r(peak) 527.cam4_r(peak)
------------------------------------------------------------------------------
ifort (IFORT) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
icc (ICC) 18.0.0 20170811
Copyright (C) 1985-2017 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

Base Compiler Invocation

C benchmarks:
icc

(Continued on next page)

Copyright 2017-2018 Standard Performance Evaluation Corporation

Base Compiler Invocation (Continued)

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

C++ benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

(Continued on next page)

Base Optimization Flags (Continued)

Fortran benchmarks:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Base Other Flags

C benchmarks:
-m64 -std=c11

C++ benchmarks:
-m64

Fortran benchmarks:
-m64

Benchmarks using both Fortran and C:
-m64 -std=c11

Benchmarks using both C and C++:
-m64 -std=c11

Benchmarks using Fortran, C, and C++:
-m64 -std=c11

Peak Compiler Invocation

C benchmarks:
icc

(Continued on next page)

Peak Compiler Invocation (Continued)

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Benchmarks using both Fortran and C:
ifort icc

Benchmarks using both C and C++:
icpc icc

Benchmarks using Fortran, C, and C++:
icpc icc ifort

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3

538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3

544.nab_r: Same as 519.lbm_r

C++ benchmarks:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=3

Fortran benchmarks:

(Continued on next page)

SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Peak Optimization Flags (Continued)

503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Peak Other Flags

C benchmarks:
-m64 -std=c11

C++ benchmarks:
-m64

Fortran benchmarks:
-m64

Benchmarks using both Fortran and C:
-m64 -std=c11

Benchmarks using both C and C++:
-m64 -std=c11

(Continued on next page)

Peak Other Flags (Continued)

Benchmarks using Fortran, C, and C++:
`-m64 -std=c11`

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-SKL-A.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-SKL-A.xml

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-01-08 06:41:59-0500.
Report generated on 2018-10-31 16:54:26 by CPU2017 PS formatter v6067.
Originally published on 2018-03-06.