



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



Hardware

CPU Name: Intel Xeon Platinum 8164
 Max MHz: 3700
 Nominal: 2000
 Enabled: 104 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 35.75 MB I+D on chip per chip
 Other: None
 Memory: 768 GB (48 x 16 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 600 GB SAS HDD, 10K RPM
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64) 4.4.103-92.56-default
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++ Compiler for Linux;
 Fortran: Version 18.0.2.199 of Intel Fortran Compiler for Linux
 Parallel: No
 Firmware: Version 3.2.3c released Mar-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None
 Power Management: --



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	208	2171	961	2174	959	<u>2172</u>	<u>960</u>	208	2172	960	2175	959	<u>2173</u>	<u>960</u>
507.cactuBSSN_r	208	643	409	<u>643</u>	<u>410</u>	642	410	208	<u>649</u>	<u>406</u>	648	406	651	404
508.namd_r	208	561	352	555	356	<u>556</u>	<u>355</u>	208	551	358	<u>552</u>	<u>358</u>	554	357
510.parest_r	208	2358	231	2346	232	<u>2348</u>	<u>232</u>	208	2361	230	2343	232	<u>2347</u>	<u>232</u>
511.povray_r	208	<u>889</u>	<u>547</u>	888	547	893	544	208	735	660	<u>736</u>	<u>660</u>	737	659
519.lbm_r	208	945	232	<u>946</u>	<u>232</u>	946	232	208	939	233	940	233	<u>940</u>	<u>233</u>
521.wrf_r	208	1075	433	<u>1079</u>	<u>432</u>	1082	431	208	<u>1077</u>	<u>432</u>	1074	434	1080	431
526.blender_r	208	596	532	597	531	<u>596</u>	<u>532</u>	208	591	536	591	536	<u>591</u>	<u>536</u>
527.cam4_r	208	<u>723</u>	<u>503</u>	721	505	726	501	208	713	510	<u>715</u>	<u>509</u>	716	508
538.imagick_r	208	438	1180	437	1180	<u>437</u>	<u>1180</u>	208	<u>437</u>	<u>1180</u>	437	1180	438	1180
544.nab_r	208	424	825	<u>423</u>	<u>827</u>	423	828	208	490	715	<u>491</u>	<u>712</u>	493	710
549.fotonik3d_r	208	2536	320	<u>2536</u>	<u>320</u>	2536	320	208	2538	319	<u>2536</u>	<u>320</u>	2535	320
554.roms_r	208	1790	185	1785	185	<u>1787</u>	<u>185</u>	208	1738	190	1755	188	<u>1752</u>	<u>189</u>

SPECrate®2017_fp_base = **446**

SPECrate®2017_fp_peak = **449**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-xy4f Wed May 16 09:31:40 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Platinum 8164 CPU @ 2.00GHz
 4 "physical id"s (chips)
208 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 26
siblings  : 52
physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
physical 2: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
physical 3: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
29
```

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 208
On-line CPU(s) list:   0-207
Thread(s) per core:    2
Core(s) per socket:    26
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```

Socket(s): 4
NUMA node(s): 8
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Platinum 8164 CPU @ 2.00GHz
Stepping: 4
CPU MHz: 1266.588
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 3999.98
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 36608K
NUMA node0 CPU(s): 0-3,7-9,13-15,20-22,104-107,111-113,117-119,124-126
NUMA node1 CPU(s): 4-6,10-12,16-19,23-25,108-110,114-116,120-123,127-129
NUMA node2 CPU(s): 26-29,33-35,39-41,46-48,130-133,137-139,143-145,150-152
NUMA node3 CPU(s): 30-32,36-38,42-45,49-51,134-136,140-142,146-149,153-155
NUMA node4 CPU(s): 52-55,59-61,65-67,72-74,156-159,163-165,169-171,176-178
NUMA node5 CPU(s): 56-58,62-64,68-71,75-77,160-162,166-168,172-175,179-181
NUMA node6 CPU(s): 78-81,85-87,91-93,98-100,182-185,189-191,195-197,202-204
NUMA node7 CPU(s): 82-84,88-90,94-97,101-103,186-188,192-194,198-201,205-207
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```
/proc/cpuinfo cache data
cache size : 36608 KB
```

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
physical chip.
available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 7 8 9 13 14 15 20 21 22 104 105 106 107 111 112 113 117 118 119
124 125 126
node 0 size: 95326 MB
node 0 free: 95138 MB
node 1 cpus: 4 5 6 10 11 12 16 17 18 19 23 24 25 108 109 110 114 115 116 120 121 122
123 127 128 129

```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```

node 1 size: 96760 MB
node 1 free: 96551 MB
node 2 cpus: 26 27 28 29 33 34 35 39 40 41 46 47 48 130 131 132 133 137 138 139 143 144
145 150 151 152
node 2 size: 96760 MB
node 2 free: 96534 MB
node 3 cpus: 30 31 32 36 37 38 42 43 44 45 49 50 51 134 135 136 140 141 142 146 147 148
149 153 154 155
node 3 size: 96760 MB
node 3 free: 96594 MB
node 4 cpus: 52 53 54 55 59 60 61 65 66 67 72 73 74 156 157 158 159 163 164 165 169 170
171 176 177 178
node 4 size: 96760 MB
node 4 free: 96593 MB
node 5 cpus: 56 57 58 62 63 64 68 69 70 71 75 76 77 160 161 162 166 167 168 172 173 174
175 179 180 181
node 5 size: 96760 MB
node 5 free: 96622 MB
node 6 cpus: 78 79 80 81 85 86 87 91 92 93 98 99 100 182 183 184 185 189 190 191 195
196 197 202 203 204
node 6 size: 96760 MB
node 6 free: 96619 MB
node 7 cpus: 82 83 84 88 89 90 94 95 96 97 101 102 103 186 187 188 192 193 194 198 199
200 201 205 206 207
node 7 size: 96758 MB
node 7 free: 96570 MB
node distances:
node  0  1  2  3  4  5  6  7
  0:  10  11  21  21  21  21  21  21
  1:  11  10  21  21  21  21  21  21
  2:  21  21  10  11  21  21  21  21
  3:  21  21  11  10  21  21  21  21
  4:  21  21  21  21  10  11  21  21
  5:  21  21  21  21  11  10  21  21
  6:  21  21  21  21  21  21  10  11
  7:  21  21  21  21  21  21  11  10

```

```

From /proc/meminfo
MemTotal:      791190772 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

From /etc/*release* /etc/*version*
SuSE-release:
SUSE Linux Enterprise Server 12 (x86_64)
VERSION = 12
PATCHLEVEL = 2

```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

This file is deprecated and will be removed in a future service pack or release.
Please check /etc/os-release for details about this release.

os-release:

```
NAME="SLES"
VERSION="12-SP2"
VERSION_ID="12.2"
PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
ID="sles"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-xy4f 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Jan 2 12:28

SPEC is set to: /home/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        xfs   224G   75G  150G  34% /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018

Memory:

48x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

```
=====  
C          | 519.lbm_r(base, peak) 538.imagick_r(base, peak)  
          | 544.nab_r(base, peak)  
-----
```

icc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

```
=====  
C++       | 508.namd_r(base, peak) 510.parest_r(base, peak)  
-----
```

icpc (ICC) 18.0.2 20180210

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Compiler Version Notes (Continued)

=====
C++, C | 511.povray_r(base, peak) 526.blender_r(base, peak)
=====

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====

=====
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
=====

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====

=====
Fortran | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)
=====

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====

=====
Fortran, C | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
=====

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
=====

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164,
2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Compiler Invocation (Continued)

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
```

(Continued on next page)



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Optimization Flags (Continued)

Fortran benchmarks (continued):

`-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both Fortran and C:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Benchmarks using both C and C++:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3`

Benchmarks using Fortran, C, and C++:

`-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte`

Peak Compiler Invocation

C benchmarks:

`icc -m64 -std=c11`

C++ benchmarks:

`icpc -m64`

Fortran benchmarks:

`ifort -m64`

Benchmarks using both Fortran and C:

`ifort -m64 icc -m64 -std=c11`

Benchmarks using both C and C++:

`icpc -m64 icc -m64 -std=c11`

Benchmarks using Fortran, C, and C++:

`icpc -m64 icc -m64 -std=c11 ifort -m64`

Peak Portability Flags

Same as Base Portability Flags



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: May-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3

544.nab_r: Same as 519.lbm_r

C++ benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte



SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8164, 2.00 GHz)

SPECrate®2017_fp_base = 446

SPECrate®2017_fp_peak = 449

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: May-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2018-06-13.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.2 on 2018-05-16 09:31:39-0400.

Report generated on 2019-12-13 17:53:53 by CPU2017 PDF formatter v6255.

Originally published on 2018-06-12.