



SPEC® CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018



Hardware

CPU Name: Intel Xeon Gold 6150
 Max MHz.: 3700
 Nominal: 2700
 Enabled: 72 cores, 4 chips, 2 threads/core
 Orderable: 2,4 Chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 24.75 MB I+D on chip per chip
 Other: None
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
 Storage: 1 x 400 GB SSD SAS
 Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
 4.4.103-92.56-default
 Compiler: C/C++: Version 18.0.2.199 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 18.0.2.199 of Intel Fortran
 Compiler for Linux
 Parallel: No
 Firmware: Version 3.2.3c released Mar-2018
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 64-bit
 Other: None



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150 2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	144	<u>1596</u>	<u>905</u>	1596	905	1597	904	144	1596	905	1598	904	<u>1597</u>	<u>904</u>
507.cactuBSSN_r	144	<u>539</u>	<u>338</u>	538	339	539	338	144	<u>538</u>	<u>339</u>	538	339	539	338
508.namd_r	144	446	307	445	308	<u>445</u>	<u>308</u>	144	<u>441</u>	<u>311</u>	442	310	439	312
510.parest_r	144	1804	209	<u>1808</u>	<u>208</u>	1808	208	144	1811	208	1812	208	<u>1811</u>	<u>208</u>
511.povray_r	144	693	485	<u>693</u>	<u>485</u>	689	488	144	<u>589</u>	<u>571</u>	590	570	588	572
519.lbm_r	144	<u>717</u>	<u>212</u>	717	212	717	212	144	691	220	692	219	<u>692</u>	<u>219</u>
521.wrf_r	144	<u>806</u>	<u>400</u>	805	401	807	400	144	797	405	800	403	<u>798</u>	<u>404</u>
526.blender_r	144	<u>486</u>	<u>451</u>	486	451	485	452	144	485	452	486	451	<u>486</u>	<u>452</u>
527.cam4_r	144	<u>553</u>	<u>455</u>	556	453	549	459	144	544	463	<u>548</u>	<u>459</u>	550	458
538.imagick_r	144	342	1050	341	1050	<u>342</u>	<u>1050</u>	144	344	1040	344	1040	<u>344</u>	<u>1040</u>
544.nab_r	144	331	733	332	729	<u>332</u>	<u>731</u>	144	<u>331</u>	<u>732</u>	332	730	330	735
549.fotonik3d_r	144	1894	296	1898	296	<u>1895</u>	<u>296</u>	144	1894	296	1890	297	<u>1892</u>	<u>297</u>
554.roms_r	144	1337	171	1343	170	<u>1340</u>	<u>171</u>	144	1302	176	1304	175	<u>1303</u>	<u>176</u>

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/opt/cpu2017/lib/ia32:/opt/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i7-6700K CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /opt/cpu2017/bin/sysinfo
Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-vb5q Wed Oct 17 20:54:40 2018

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz
 4 "physical id"s (chips)
144 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
siblings  : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 2: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 3: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
```

```
From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 144
On-line CPU(s) list:   0-143
Thread(s) per core:    2
Core(s) per socket:    18
Socket(s):              4
NUMA node(s):          8
Vendor ID:              GenuineIntel
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150 2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Platform Notes (Continued)

```

CPU family:           6
Model:                85
Model name:           Intel(R) Xeon(R) Gold 6150 CPU @ 2.70GHz
Stepping:             4
CPU MHz:              1630.488
CPU max MHz:          3700.0000
CPU min MHz:          1200.0000
BogoMIPS:             5399.99
Virtualization:       VT-x
L1d cache:            32K
L1i cache:            32K
L2 cache:             1024K
L3 cache:             25344K
NUMA node0 CPU(s):   0-2,5,6,9,10,14,15,72-74,77,78,81,82,86,87
NUMA node1 CPU(s):   3,4,7,8,11-13,16,17,75,76,79,80,83-85,88,89
NUMA node2 CPU(s):   18-20,23,24,27,28,32,33,90-92,95,96,99,100,104,105
NUMA node3 CPU(s):   21,22,25,26,29-31,34,35,93,94,97,98,101-103,106,107
NUMA node4 CPU(s):   36-38,41,42,45,46,50,51,108-110,113,114,117,118,122,123
NUMA node5 CPU(s):   39,40,43,44,47-49,52,53,111,112,115,116,119-121,124,125
NUMA node6 CPU(s):   54-56,59,60,63,64,68,69,126-128,131,132,135,136,140,141
NUMA node7 CPU(s):   57,58,61,62,65-67,70,71,129,130,133,134,137-139,142,143
Flags:                fpu vme de pse msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
aperfmpperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt spec_ctrl kaiser tpr_shadow
vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid
rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw
avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

```

```
/proc/cpuinfo cache data
cache size : 25344 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 5 6 9 10 14 15 72 73 74 77 78 81 82 86 87
node 0 size: 191934 MB
node 0 free: 191709 MB
node 1 cpus: 3 4 7 8 11 12 13 16 17 75 76 79 80 83 84 85 88 89
node 1 size: 193528 MB
node 1 free: 193344 MB
node 2 cpus: 18 19 20 23 24 27 28 32 33 90 91 92 95 96 99 100 104 105
node 2 size: 193528 MB
node 2 free: 193364 MB

```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```

node 3 cpus: 21 22 25 26 29 30 31 34 35 93 94 97 98 101 102 103 106 107
node 3 size: 193528 MB
node 3 free: 193346 MB
node 4 cpus: 36 37 38 41 42 45 46 50 51 108 109 110 113 114 117 118 122 123
node 4 size: 193528 MB
node 4 free: 193352 MB
node 5 cpus: 39 40 43 44 47 48 49 52 53 111 112 115 116 119 120 121 124 125
node 5 size: 193528 MB
node 5 free: 193346 MB
node 6 cpus: 54 55 56 59 60 63 64 68 69 126 127 128 131 132 135 136 140 141
node 6 size: 193528 MB
node 6 free: 193341 MB
node 7 cpus: 57 58 61 62 65 66 67 70 71 129 130 133 134 137 138 139 142 143
node 7 size: 193525 MB
node 7 free: 193352 MB
node distances:
node  0  1  2  3  4  5  6  7
  0: 10 11 21 21 21 21 21 21
  1: 11 10 21 21 21 21 21 21
  2: 21 21 10 11 21 21 21 21
  3: 21 21 11 10 21 21 21 21
  4: 21 21 21 21 10 11 21 21
  5: 21 21 21 21 11 10 21 21
  6: 21 21 21 21 21 21 10 11
  7: 21 21 21 21 21 21 11 10

```

From /proc/meminfo

MemTotal: 1583749888 kB

HugePages_Total: 0

Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*

SuSE-release:

SUSE Linux Enterprise Server 12 (x86_64)

VERSION = 12

PATCHLEVEL = 2

This file is deprecated and will be removed in a future service pack or release.

Please check /etc/os-release for details about this release.

os-release:

NAME="SLES"

VERSION="12-SP2"

VERSION_ID="12.2"

PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"

ID="sles"

ANSI_COLOR="0;32"

CPE_NAME="cpe:/o:suse:sles:12:sp2"

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Platform Notes (Continued)

```
uname -a:
Linux linux-vb5q 4.4.103-92.56-default #1 SMP Wed Dec 27 16:24:31 UTC 2017 (2fd2155)
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Oct 17 04:02
```

SPEC is set to: /opt/cpu2017

```
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdal        xfs   280G   77G  203G  28% /
```

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B480M5.3.2.3c.0.0307181316 03/07/2018

Memory:

48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

Compiler Version Notes

```
=====
CC 519.lbm_r(base) 538.imagick_r(base, peak) 544.nab_r(base, peak)
-----
```

```
icc (ICC) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CC 519.lbm_r(peak)
-----
```

```
icc (ICC) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 508.namd_r(base) 510.parest_r(base, peak)
-----
```

```
icpc (ICC) 18.0.2 20180210
```

```
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
-----
```

```
=====
CXXC 508.namd_r(peak)
-----
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes (Continued)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
CC 511.povray_r(base) 526.blender_r(base, peak)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
CC 511.povray_r(peak)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
FC 507.cactuBSSN_r(base, peak)

icpc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
FC 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak) 554.roms_r(base)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
FC 554.roms_r(peak)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Oct-2018
Hardware Availability: Aug-2017
Software Availability: Mar-2018

Compiler Version Notes (Continued)

=====
CC 521.wrf_r(base) 527.cam4_r(base)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====
CC 521.wrf_r(peak) 527.cam4_r(peak)

ifort (IFORT) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.
icc (ICC) 18.0.2 20180210
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Portability Flags (Continued)

```
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

Base Optimization Flags

C benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

Benchmarks using both C and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Peak Compiler Invocation (Continued)

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:

icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags

Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:

519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

538.imagick_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3

544.nab_r: Same as 538.imagick_r

C++ benchmarks:

508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=3

510.parest_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3

(Continued on next page)



SPEC CPU2017 Floating Point Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Gold 6150
2.70 GHz)

SPECrate2017_fp_base = 399

SPECrate2017_fp_peak = 406

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Oct-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Peak Optimization Flags (Continued)

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs
```

549.fotonik3d_r: Same as 503.bwaves_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX2 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
526.blender_r: -xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX2 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-10-17 20:54:39-0400.

Report generated on 2018-11-13 15:17:43 by CPU2017 PDF formatter v6067.

Originally published on 2018-11-13.