



SPEC® CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019


Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018



Hardware

CPU Name: Intel Xeon Gold 6148
Max MHz.: 3700
Nominal: 2400
Enabled: 80 cores, 4 chips, 2 threads/core
Orderable: 2,4 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 27.5 MB I+D on chip per chip
Other: None
Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 1 TB HDD, 7.2K RPM
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
4.4.120-92.70-default
Compiler: C/C++: Version 18.0.0.128 of Intel C/C++
Compiler for Linux;
Fortran: Version 18.0.0.128 of Intel Fortran
Compiler for Linux
Parallel: No
Firmware: Version 3.1.3e released Jun-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	160	845	302	838	304	842	302	160	671	380	672	379	673	378		
502.gcc_r	160	692	328	692	328	686	330	160	563	402	566	400	566	401		
505.mcf_r	160	531	487	531	487	546	474	160	545	475	549	471	551	469		
520.omnetpp_r	160	845	249	841	250	847	248	160	849	247	907	231	899	234		
523.xalancbmk_r	160	456	371	456	370	458	369	160	371	455	371	455	371	456		
525.x264_r	160	333	840	334	838	335	837	160	319	878	320	875	322	871		
531.deepsjeng_r	160	521	352	521	352	522	352	160	528	347	531	345	530	346		
541.leela_r	160	776	341	780	340	782	339	160	769	345	769	345	784	338		
548.exchange2_r	160	529	792	529	793	534	785	160	530	791	529	792	529	792		
557.xz_r	160	580	298	582	297	578	299	160	634	273	637	271	637	271		

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop_caches

runcpu command invoked through numactl i.e.:

numactl --interleave=all runcpu <etc>

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

General Notes (Continued)

is mitigated in the system as tested and documented.

jemalloc: configured and built at default for
32bit (i686) and 64bit (x86_64) targets;
jemalloc: built with the RedHat Enterprise 7.4,
and the system compiler gcc 4.8.5;
jemalloc: sources available from jemalloc.net or
<https://github.com/jemalloc/jemalloc/releases>

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
running on linux-9r4j Tue Nov 20 19:36:13 2018

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz

4 "physical id"s (chips)

160 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 20

siblings : 40

physical 0: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

physical 1: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

physical 2: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

physical 3: cores 0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28

From lscpu:

Architecture: x86_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 160

On-line CPU(s) list: 0-159

Thread(s) per core: 2

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

Core(s) per socket: 20
Socket(s): 4
NUMA node(s): 8
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz
Stepping: 4
CPU MHz: 3137.311
CPU max MHz: 3700.0000
CPU min MHz: 1000.0000
BogoMIPS: 4794.84
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 28160K
NUMA node0 CPU(s): 0-2,5,6,10-12,15,16,80-82,85,86,90-92,95,96
NUMA node1 CPU(s): 3,4,7-9,13,14,17-19,83,84,87-89,93,94,97-99
NUMA node2 CPU(s): 20-22,25,26,30-32,35,36,100-102,105,106,110-112,115,116
NUMA node3 CPU(s): 23,24,27-29,33,34,37-39,103,104,107-109,113,114,117-119
NUMA node4 CPU(s): 40-42,45,46,50-52,55,56,120-122,125,126,130-132,135,136
NUMA node5 CPU(s): 43,44,47-49,53,54,57-59,123,124,127-129,133,134,137-139
NUMA node6 CPU(s): 60-62,65,66,70-72,75,76,140-142,145,146,150-152,155,156
NUMA node7 CPU(s): 63,64,67-69,73,74,77-79,143,144,147-149,153,154,157-159
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtTopology nonstop_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xgetbv1 cqm_llc cqm_occup_llc

/proc/cpuinfo cache data
cache size : 28160 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 5 6 10 11 12 15 16 80 81 82 85 86 90 91 92 95 96
node 0 size: 192095 MB
node 0 free: 188421 MB
node 1 cpus: 3 4 7 8 9 13 14 17 18 19 83 84 87 88 89 93 94 97 98 99
node 1 size: 193528 MB

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

```
node 1 free: 189828 MB
node 2 cpus: 20 21 22 25 26 30 31 32 35 36 100 101 102 105 106 110 111 112 115 116
node 2 size: 193528 MB
node 2 free: 189960 MB
node 3 cpus: 23 24 27 28 29 33 34 37 38 39 103 104 107 108 109 113 114 117 118 119
node 3 size: 193528 MB
node 3 free: 189942 MB
node 4 cpus: 40 41 42 45 46 50 51 52 55 56 120 121 122 125 126 130 131 132 135 136
node 4 size: 193528 MB
node 4 free: 189963 MB
node 5 cpus: 43 44 47 48 49 53 54 57 58 59 123 124 127 128 129 133 134 137 138 139
node 5 size: 193528 MB
node 5 free: 189973 MB
node 6 cpus: 60 61 62 65 66 70 71 72 75 76 140 141 142 145 146 150 151 152 155 156
node 6 size: 193528 MB
node 6 free: 189968 MB
node 7 cpus: 63 64 67 68 69 73 74 77 78 79 143 144 147 148 149 153 154 157 158 159
node 7 size: 193525 MB
node 7 free: 189847 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  21  21  21  21
  1: 11  10  21  21  21  21  21  21
  2: 21  21  10  11  21  21  21  21
  3: 21  21  11  10  21  21  21  21
  4: 21  21  21  21  10  11  21  21
  5: 21  21  21  21  11  10  21  21
  6: 21  21  21  21  21  21  10  11
  7: 21  21  21  21  21  21  11  10
```

From /proc/meminfo

```
MemTotal:      1583914564 kB
HugePages_Total:        0
Hugepagesize:     2048 kB
```

From /etc/*release* /etc/*version*

```
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Platform Notes (Continued)

```
ID="sles"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)  
x86_64 x86_64 x86_64 GNU/Linux
```

run-level 3 Oct 11 12:12

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda1	xfs	930G	244G	687G	27%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018

Memory:

```
48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====  
CC 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)  
    525.x264_r(base, peak) 557.xz_r(base, peak)  
=====
```

```
-----  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
CC 500.perlbench_r(peak) 502.gcc_r(peak)  
=====
```

```
-----  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)  
    541.leela_r(base)  
=====
```

```
-----  
icpc (ICC) 18.0.0 20170811
```

(Continued on next page)



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

Compiler Version Notes (Continued)

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
CXXC 520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
541.leela_r(peak)

icpc (ICC) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

=====
FC 548.exchange2_r(base, peak)

ifort (IFORT) 18.0.0 20170811

Copyright (C) 1985-2017 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Base Optimization Flags

C benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

C++ benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib -ljemalloc
```

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

Peak Compiler Invocation

C benchmarks (except as noted below):

```
icc -m64 -std=c11
```

502.gcc_r: icc -m32 -std=c11 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

C++ benchmarks (except as noted below):

```
icpc -m64
```

523.xalancbmk_r: icpc -m32 -L/opt/intel/compilers_and_libraries_2018/linux/lib/ia32

Fortran benchmarks:

```
ifort -m64
```

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64

502.gcc_r: -D_FILE_OFFSET_BITS=64

505.mcf_r: -DSPEC_LP64

520.omnetpp_r: -DSPEC_LP64

523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX

525.x264_r: -DSPEC_LP64

531.deepsjeng_r: -DSPEC_LP64

541.leela_r: -DSPEC_LP64

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2018

Hardware Availability: Aug-2017

Software Availability: Mar-2018

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-fno-strict-overflow -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

```
502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

```
505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -L/usr/local/je5.0.1-64/lib  
-ljemalloc
```

```
525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -fno-alias  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

```
520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

```
523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3  
-L/usr/local/je5.0.1-32/lib -ljemalloc
```

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/je5.0.1-64/lib -ljemalloc
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.html>
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>



SPEC CPU2017 Integer Rate Result

Copyright 2017-2018 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 6148
2.40 GHz)

SPECrate2017_int_base = 400

SPECrate2017_int_peak = 420

CPU2017 License: 9019

Test Date: Nov-2018

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Mar-2018

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.2017-12-21.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC is a registered trademark of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2018-11-20 19:36:13-0500.

Report generated on 2018-12-11 15:01:04 by CPU2017 PDF formatter v6067.

Originally published on 2018-12-11.