



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 152**

CPU2017 License: 9019


**Test Date:** Feb-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Oct-2018



### Hardware

CPU Name: Intel Xeon Gold 5122  
 Max MHz: 3700  
 Nominal: 3600  
 Enabled: 16 cores, 4 chips, 2 threads/core  
 Orderable: 2,4 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 16.5 MB I+D on chip per chip  
 Other: None  
 Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 1 TB HDD, 7.2K RPM  
 Other: None

### OS:

SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.120-92.70-default

### Compiler:

C/C++: Version 19.0.0.117 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 19.0.0.117 of Intel Fortran  
 Compiler for Linux

### Parallel:

No

### Firmware:

Version 3.1.3e released Jun-2018

### File System:

xfs

### System State:

Run level 3 (multi-user)

### Base Pointers:

64-bit

### Peak Pointers:

64-bit

### Other:

None

### Software

Power Management: --



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 152**

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	32	584	549	<b>585</b>	<b>549</b>	594	540	32	<b>585</b>	<b>549</b>	584	549	587	547
507.cactuBSSN_r	32	457	88.7	<b>456</b>	<b>88.8</b>	456	88.9	32	<b>456</b>	88.8	458	88.5	<b>456</b>	<b>88.8</b>
508.namd_r	32	333	91.3	335	90.9	<b>333</b>	<b>91.3</b>	32	333	91.4	331	91.9	<b>333</b>	<b>91.4</b>
510.parest_r	32	747	112	<b>747</b>	<b>112</b>	745	112	32	<b>747</b>	<b>112</b>	747	112	746	112
511.povray_r	32	524	142	526	142	<b>526</b>	<b>142</b>	32	<b>461</b>	<b>162</b>	458	163	463	161
519.lbm_r	32	<b>365</b>	<b>92.5</b>	365	92.5	365	92.4	32	<b>365</b>	92.5	364	92.6	<b>364</b>	<b>92.6</b>
521.wrf_r	32	409	175	<b>371</b>	<b>193</b>	358	200	32	359	199	<b>356</b>	<b>202</b>	355	202
526.blender_r	32	<b>383</b>	<b>127</b>	383	127	383	127	32	383	127	384	127	<b>383</b>	<b>127</b>
527.cam4_r	32	373	150	372	150	<b>372</b>	<b>150</b>	32	364	154	359	156	<b>360</b>	<b>156</b>
538.imagick_r	32	283	281	<b>283</b>	<b>281</b>	285	279	32	280	284	<b>283</b>	<b>282</b>	283	281
544.nab_r	32	276	195	<b>276</b>	<b>195</b>	278	194	32	<b>277</b>	<b>195</b>	276	195	277	194
549.fotonik3d_r	32	897	139	<b>894</b>	<b>139</b>	892	140	32	897	139	<b>896</b>	<b>139</b>	895	139
554.roms_r	32	488	104	<b>488</b>	<b>104</b>	492	103	32	489	104	<b>492</b>	<b>103</b>	495	103

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 152**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The taskset mechanism was used to bind copies to processors. The config file option 'submit' was used to generate taskset commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Enabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9

running on linux-9r4j Thu Feb 14 05:49:36 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 5122 CPU @ 3.60GHz
        4 "physical id"s (chips)
        32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
    cpu cores : 4
    siblings : 8
    physical 0: cores 1 2 5 11
    physical 1: cores 1 2 5 11
    physical 2: cores 1 5 9 13
    physical 3: cores 1 5 9 13
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                32
On-line CPU(s) list:  0-31
Thread(s) per core:   2
Core(s) per socket:   4
Socket(s):             4
NUMA node(s):          8
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Platform Notes (Continued)

Model name: Intel(R) Xeon(R) Gold 5122 CPU @ 3.60GHz  
Stepping: 4  
CPU MHz: 3700.000  
CPU max MHz: 3700.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 7192.29  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 16896K  
NUMA node0 CPU(s): 0,1,16,17  
NUMA node1 CPU(s): 2,3,18,19  
NUMA node2 CPU(s): 4,5,20,21  
NUMA node3 CPU(s): 6,7,22,23  
NUMA node4 CPU(s): 8,10,24,26  
NUMA node5 CPU(s): 9,11,25,27  
NUMA node6 CPU(s): 12,14,28,30  
NUMA node7 CPU(s): 13,15,29,31  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb invpcid\_single pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt rsb\_ctxsw spec\_ctrl stibp retpoline kaiser tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 16896 KB

From numactl --hardware   WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)  
node 0 cpus: 0 1 16 17  
node 0 size: 192094 MB  
node 0 free: 186784 MB  
node 1 cpus: 2 3 18 19  
node 1 size: 193528 MB  
node 1 free: 191303 MB  
node 2 cpus: 4 5 20 21  
node 2 size: 193528 MB  
node 2 free: 191624 MB  
node 3 cpus: 6 7 22 23  
node 3 size: 193528 MB

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Platform Notes (Continued)

```
node 3 free: 191402 MB
node 4 cpus: 8 10 24 26
node 4 size: 193528 MB
node 4 free: 191747 MB
node 5 cpus: 9 11 25 27
node 5 size: 193528 MB
node 5 free: 191566 MB
node 6 cpus: 12 14 28 30
node 6 size: 193528 MB
node 6 free: 191150 MB
node 7 cpus: 13 15 29 31
node 7 size: 193525 MB
node 7 free: 191605 MB
node distances:
node   0   1   2   3   4   5   6   7
  0: 10  11  21  21  21  21  31  31
  1: 11  10  21  21  21  21  31  31
  2: 21  21  10  11  31  31  21  21
  3: 21  21  11  10  31  31  21  21
  4: 21  21  31  31  10  11  21  21
  5: 21  21  31  31  11  10  21  21
  6: 31  31  21  21  21  21  10  11
  7: 31  31  21  21  21  21  11  10
```

From /proc/meminfo

```
MemTotal:      1583913568 kB
HugePages_Total:        0
Hugepagesize:     2048 kB
```

From /etc/\*release\* /etc/\*version\*

```
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 2
  # This file is deprecated and will be removed in a future service pack or release.
  # Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP2"
  VERSION_ID="12.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

uname -a:

```
Linux linux-9r4j 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Platform Notes (Continued)

x86\_64 x86\_64 x86\_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2017-5754 (Meltdown): Mitigation: PTI  
CVE-2017-5753 (Spectre variant 1): Mitigation: \_\_user pointer sanitization  
CVE-2017-5715 (Spectre variant 2): Mitigation: IBRS+IBPB

run-level 3 Jan 5 12:18

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdal	xfs	930G	52G	879G	6%	/

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C480M5.3.1.3e.0.0613181101 06/13/2018

Memory:

48x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

=====

C	519.lbm_r(base, peak) 538.imagick_r(base, peak)
	544.nab_r(base, peak)

=====

-----  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====

C++	508.namd_r(base, peak) 510.parest_r(base, peak)
-----	---

=====

-----  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804  
Copyright (C) 1985-2018 Intel Corporation. All rights reserved.  
-----

=====

C++, C	511.povray_r(base, peak) 526.blender_r(base, peak)
--------	--

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 507.cactubssn\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

Fortran | 503.bwaves\_r(base, peak) 549.fotonik3d\_r(base, peak)  
| 554.roms\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

=====

Fortran, C | 521.wrf\_r(base, peak) 527.cam4\_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.0.117 Build 20180804

Copyright (C) 1985-2018 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

**SPECrate®2017\_fp\_base = 150**

**SPECrate®2017\_fp\_peak = 152**

**CPU2017 License:** 9019

**Test Date:** Feb-2019

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Oct-2018

## Base Compiler Invocation (Continued)

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=3
```

C++ benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-finite-math-only -qopt-mem-layout-trans=3
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECCrate®2017\_fp\_base = 150

SPECCrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Base Optimization Flags (Continued)

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

```
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Fortran benchmarks:

```
503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

549.fotonik3d\_r: Same as 503.bwaves\_r

```
554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

Benchmarks using both Fortran and C:

```
-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3 -auto -nostandard-realloc-lhs  
-align array32byte
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C480 M5 (Intel Xeon Gold 5122,  
3.60 GHz)

SPECrate®2017\_fp\_base = 150

SPECrate®2017\_fp\_peak = 152

CPU2017 License: 9019

Test Date: Feb-2019

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Oct-2018

## Peak Optimization Flags (Continued)

Benchmarks using both C and C++:

```
511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=3
```

```
526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -auto  
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.2019-01-15.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.5 on 2019-02-14 05:49:36-0500.

Report generated on 2020-08-04 20:34:41 by CPU2017 PDF formatter v6255.

Originally published on 2019-03-05.