# SPEC CPU® 2017 Floating Point Rate Result

##Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Jul-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

###Copies

<table>
<thead>
<tr>
<th>Program</th>
<th>UNIX</th>
<th>SPEC®2017_fp_base</th>
<th>SPEC®2017_fp_base</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>72</td>
<td>158</td>
<td>474</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>72</td>
<td>138</td>
<td>474</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>72</td>
<td>149</td>
<td>474</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>72</td>
<td>109</td>
<td>474</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>72</td>
<td>229</td>
<td>474</td>
</tr>
<tr>
<td>519.hmmer_r</td>
<td>72</td>
<td>111</td>
<td>239</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>72</td>
<td>202</td>
<td>239</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>72</td>
<td>201</td>
<td>239</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>72</td>
<td>224</td>
<td>448</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>72</td>
<td>21</td>
<td>449</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>72</td>
<td></td>
<td>317</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>72</td>
<td>149</td>
<td>316</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>72</td>
<td>89.7</td>
<td>89.6</td>
</tr>
</tbody>
</table>

- SPEC®2017_fp_base (193)
- SPEC®2017_fp_peak (196)

###Hardware

- **CPU Name:** Intel Xeon Gold 5220
- **Max MHz:** 3900
- **Nominal:** 2200
- **Enabled:** 36 cores, 2 chips, 2 threads/core
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **Cache L2:** 1 MB I+D on chip per core
- **Cache L3:** 24.75 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

###Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **Firmware:** Version 4.0.4c released Apr-2019
- **File System:** xfs
- **System State:** Run level 3 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 64-bit
- **Other:** None
- **Power Management:** ---
# SPEC CPU®2017 Floating Point Rate Result

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Jul-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>72</td>
<td>1523</td>
<td>474</td>
<td>1525</td>
<td>473</td>
<td>1524</td>
<td>474</td>
<td>72</td>
<td>1523</td>
<td>474</td>
<td>1524</td>
<td>474</td>
<td>1524</td>
<td>474</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>72</td>
<td>575</td>
<td>158</td>
<td>576</td>
<td>158</td>
<td>576</td>
<td>158</td>
<td>72</td>
<td>576</td>
<td>158</td>
<td>576</td>
<td>158</td>
<td>576</td>
<td>158</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>72</td>
<td>461</td>
<td>148</td>
<td>460</td>
<td>149</td>
<td>460</td>
<td>149</td>
<td>72</td>
<td>458</td>
<td>149</td>
<td>459</td>
<td>149</td>
<td>457</td>
<td>150</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>72</td>
<td>1736</td>
<td>108</td>
<td>1734</td>
<td>109</td>
<td>1728</td>
<td>109</td>
<td>72</td>
<td>1731</td>
<td>109</td>
<td>1729</td>
<td>109</td>
<td>1733</td>
<td>109</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>72</td>
<td>739</td>
<td>227</td>
<td>735</td>
<td>229</td>
<td>734</td>
<td>229</td>
<td>72</td>
<td>649</td>
<td>259</td>
<td>656</td>
<td>256</td>
<td>649</td>
<td>259</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>72</td>
<td>682</td>
<td>111</td>
<td>682</td>
<td>111</td>
<td>682</td>
<td>111</td>
<td>72</td>
<td>682</td>
<td>111</td>
<td>682</td>
<td>111</td>
<td>682</td>
<td>111</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>72</td>
<td>800</td>
<td>202</td>
<td>796</td>
<td>203</td>
<td>799</td>
<td>202</td>
<td>72</td>
<td>760</td>
<td>212</td>
<td>785</td>
<td>205</td>
<td>786</td>
<td>205</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>72</td>
<td>546</td>
<td>201</td>
<td>546</td>
<td>201</td>
<td>546</td>
<td>201</td>
<td>72</td>
<td>546</td>
<td>201</td>
<td>546</td>
<td>201</td>
<td>547</td>
<td>200</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>72</td>
<td>562</td>
<td>224</td>
<td>557</td>
<td>226</td>
<td>569</td>
<td>221</td>
<td>72</td>
<td>544</td>
<td>232</td>
<td>544</td>
<td>231</td>
<td>551</td>
<td>228</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>72</td>
<td>399</td>
<td>448</td>
<td>398</td>
<td>450</td>
<td>400</td>
<td>447</td>
<td>72</td>
<td>399</td>
<td>449</td>
<td>398</td>
<td>450</td>
<td>399</td>
<td>449</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>72</td>
<td>382</td>
<td>317</td>
<td>384</td>
<td>316</td>
<td>380</td>
<td>319</td>
<td>72</td>
<td>384</td>
<td>315</td>
<td>383</td>
<td>316</td>
<td>383</td>
<td>316</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>72</td>
<td>1881</td>
<td>149</td>
<td>1881</td>
<td>149</td>
<td>1881</td>
<td>149</td>
<td>72</td>
<td>1881</td>
<td>149</td>
<td>1881</td>
<td>149</td>
<td>1880</td>
<td>149</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>72</td>
<td>1274</td>
<td>89.8</td>
<td>1276</td>
<td>89.7</td>
<td>1276</td>
<td>89.7</td>
<td>72</td>
<td>1275</td>
<td>89.7</td>
<td>1279</td>
<td>89.5</td>
<td>1277</td>
<td>89.6</td>
</tr>
</tbody>
</table>

**SPECrate®2017_fp_base = 193**  
**SPECrate®2017_fp_peak = 196**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:  
LD_LIBRARY_PATH = "~/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.5  
Transparent Huge Pages enabled by default  
Prior to runcpu invocation  
Filesystem page cache synced and cleared with:  
sync; echo 3 > /proc/sys/vm/drop_caches  
runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

SPECCrate®2017_fp_base = 193
SPECCrate®2017_fp_peak = 196

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bced4f2999c33d61f64985e45859ea9
running on linux-4z0x Fri Jul 12 11:37:38 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
  2  "physical id"s (chips)
    72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
  siblings : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 72
On-line CPU(s) list: 0-71
Thread(s) per core: 2
Core(s) per socket: 18
Socket(s): 2
NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
Stepping: 6

(Continued on next page)
## SPEC CPU®2017 Floating Point Rate Result

### Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Jul-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

**SPECrate®2017_fp_base = 193**

**SPECrate®2017_fp_peak = 196**

### Platform Notes (Continued)

- CPU MHz: 2200.000
- CPU max MHz: 3900.0000
- CPU min MHz: 1000.0000
- BogoMIPS: 4400.00
- Virtualization: VT-x
- L1d cache: 32K
- L1i cache: 32K
- L2 cache: 1024K
- L3 cache: 25344K
- NUMA node0 CPU(s): 0-2, 5, 6, 9, 10, 14, 15, 36-38, 41, 42, 45, 46, 50, 51
- NUMA node1 CPU(s): 3, 4, 7, 8, 11-13, 16, 17, 39, 40, 43, 44, 47-49, 52, 53
- NUMA node2 CPU(s): 18-20, 23, 24, 27, 28, 32, 33, 34, 35, 54-56, 59, 60, 63, 64, 68, 69
- NUMA node3 CPU(s): 21, 22, 25, 26, 29-31, 34, 35, 57, 58, 61, 62, 65-67, 70, 71

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xptr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
tscc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppi mba tpr_shadow vmmi flexprior ept
vpid fs.gsbase tsc_adjust bmi1 hle avx2 smep bmi2 3mrs invvpclid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xsavecv xsaveh cqm_llc cqm_occmap llc cqm_mbb_total cqm_mbb_local
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pkg
ospke avx512_vnni arch_capabilities ssbd

```
From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 9 10 14 15 36 37 38 41 42 45 46 50 51
node 0 size: 192073 MB
node 0 free: 180676 MB
node 1 cpus: 3 4 7 8 11 12 13 16 17 39 40 43 44 47 48 49 52 53
node 1 size: 193527 MB
node 1 free: 185806 MB
node 2 cpus: 18 19 20 23 24 27 28 32 33 54 55 56 59 60 63 64 68 69
node 2 size: 193527 MB
node 2 free: 185809 MB
node 3 cpus: 21 22 25 26 29 30 31 34 35 57 58 61 62 65 66 67 70 71
node 3 size: 193525 MB
node 3 free: 185821 MB
node distances:
  node 0 1 2 3
  0: 10 11 21 21
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

SPECrater®2017_fp_base = 193
SPECrater®2017_fp_peak = 196

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1:  11  10  21  21
2:  21  21  10  11
3:  21  21  11  10

From /proc/meminfo
MemTotal:       791197420 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Jul 12 02:31

SPEC is set to: /home/cpu2017
Filesystem     Type  Size  Used Avail Use% Mounted on
/dev/sda1     xfs   891G   62G  830G   7% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is 'intended to allow hardware to be accurately determined', but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems

---

**Compiler Version Notes**

<table>
<thead>
<tr>
<th>Compiler Version Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>C</strong></td>
</tr>
</tbody>
</table>
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved. |

---

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Spec CPU 2017 Floating Point Rate Result

SPECrate®2017_fp_base = 193
SPECrate®2017_fp_peak = 196

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Fortran, C     | 521.wrf_r(base, peak) 527.cam4_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

SPECrate®2017_fp_base = 193
SPECrate®2017_fp_peak = 196

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

SPECrate®2017_fp_base = 193
SPECrate®2017_fp_peak = 196

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jul-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

C++ benchmarks:
  icpc -m64

Fortran benchmarks:
  ifort -m64

Benchmarks using both Fortran and C:
  ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
  icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
  icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:
  519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
  -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
  -qopt-mem-layout-trans=4

  538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4

  544.nab_r: Same as 538.imagick_r

C++ benchmarks:
  508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
  -O3 -no-prec-div -qopt-prefetch -ffinite-math-only
  -qopt-mem-layout-trans=4

  510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
  -ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Jul-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

**SPECrate®2017_fp_base = 193**
**SPECrate®2017_fp_peak = 196**

---

**Peak Optimization Flags (Continued)**

**Fortran benchmarks:**

503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

**Benchmarks using both Fortran and C:**

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

**Benchmarks using both C and C++:**

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

**Benchmarks using Fortran, C, and C++:**

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte

---

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:

## SPEC CPU®2017 Floating Point Rate Result

### Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5220, 2.20GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 193</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 196</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Jul-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-07-12 02:07:38-0400.
Originally published on 2019-08-20.