Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Copies

<table>
<thead>
<tr>
<th>Spec Benchmark</th>
<th>Copies</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>40</td>
</tr>
<tr>
<td>gcc_r</td>
<td>40</td>
</tr>
<tr>
<td>mcf_r</td>
<td>40</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>40</td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>40</td>
</tr>
<tr>
<td>x264_r</td>
<td>40</td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>40</td>
</tr>
<tr>
<td>leela_r</td>
<td>40</td>
</tr>
<tr>
<td>exchange2_r</td>
<td>40</td>
</tr>
<tr>
<td>xz_r</td>
<td>40</td>
</tr>
</tbody>
</table>

SPECrate®2017_int_base = 124
SPECrate®2017_int_peak = 128

Hardware

CPU Name: Intel Xeon Gold 5215
Max MHz: 3400
Nominal: 2500
Enabled: 20 cores, 2 chips, 2 threads/core
Orderable: 1.2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 13.75 MB I+D on chip per chip
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666)
Storage: 1 x 1.9 TB SSD SAS
Other: None

Software

OS: SUSE Linux Enterprise Server 15 (x86_64)
4.12.14-23-default
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++
Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran
Compiler for Linux
Parallel: No
Firmware: Version 4.0.4g released Jul-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: --
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>40</td>
<td>685</td>
<td>93.0</td>
<td>684</td>
<td>93.1</td>
<td>682</td>
<td>93.3</td>
<td>40</td>
<td>594</td>
<td>107</td>
<td>595</td>
<td>107</td>
<td>596</td>
<td>107</td>
<td>596</td>
<td>107</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>40</td>
<td>511</td>
<td>103</td>
<td>559</td>
<td>101</td>
<td>559</td>
<td>101</td>
<td>40</td>
<td>492</td>
<td>115</td>
<td>494</td>
<td>115</td>
<td>494</td>
<td>115</td>
<td>494</td>
<td>115</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>40</td>
<td>391</td>
<td>165</td>
<td>391</td>
<td>165</td>
<td>390</td>
<td>166</td>
<td>40</td>
<td>388</td>
<td>167</td>
<td>390</td>
<td>166</td>
<td>390</td>
<td>166</td>
<td>390</td>
<td>166</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>40</td>
<td>639</td>
<td>82.1</td>
<td>642</td>
<td>81.7</td>
<td>640</td>
<td>81.9</td>
<td>40</td>
<td>641</td>
<td>81.9</td>
<td>639</td>
<td>82.1</td>
<td>642</td>
<td>81.7</td>
<td>642</td>
<td>81.7</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>40</td>
<td>290</td>
<td>146</td>
<td>291</td>
<td>145</td>
<td>293</td>
<td>144</td>
<td>40</td>
<td>274</td>
<td>154</td>
<td>274</td>
<td>154</td>
<td>275</td>
<td>154</td>
<td>275</td>
<td>154</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>40</td>
<td>297</td>
<td>235</td>
<td>300</td>
<td>234</td>
<td>298</td>
<td>235</td>
<td>40</td>
<td>286</td>
<td>245</td>
<td>285</td>
<td>246</td>
<td>285</td>
<td>246</td>
<td>285</td>
<td>246</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>40</td>
<td>453</td>
<td>101</td>
<td>452</td>
<td>101</td>
<td>451</td>
<td>102</td>
<td>40</td>
<td>452</td>
<td>101</td>
<td>453</td>
<td>101</td>
<td>452</td>
<td>101</td>
<td>452</td>
<td>101</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>40</td>
<td>707</td>
<td>93.7</td>
<td>702</td>
<td>94.4</td>
<td>702</td>
<td>94.4</td>
<td>40</td>
<td>701</td>
<td>94.5</td>
<td>713</td>
<td>92.9</td>
<td>711</td>
<td>93.2</td>
<td>711</td>
<td>93.2</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>40</td>
<td>427</td>
<td>245</td>
<td>425</td>
<td>246</td>
<td>427</td>
<td>246</td>
<td>40</td>
<td>426</td>
<td>246</td>
<td>426</td>
<td>246</td>
<td>426</td>
<td>246</td>
<td>426</td>
<td>246</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>40</td>
<td>535</td>
<td>80.8</td>
<td>535</td>
<td>80.8</td>
<td>535</td>
<td>80.8</td>
<td>40</td>
<td>534</td>
<td>80.8</td>
<td>535</td>
<td>80.8</td>
<td>535</td>
<td>80.8</td>
<td>535</td>
<td>80.8</td>
</tr>
</tbody>
</table>

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3>/proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECraten®2017_int_base = 124
SPECraten®2017_int_peak = 128

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

General Notes (Continued)

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
running on linux-bo7k Sat Sep 21 22:52:30 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz
 2 "physical id"s (chips)
 40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Gold 5215 CPU @ 2.50GHz
Stepping: 6
CPU MHz: 2500.000

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

CPU max MHz: 3400.0000
CPU min MHz: 1000.0000
BogoMIPS: 5000.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0-9,20-29
NUMA node1 CPU(s): 10-19,30-39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pclid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pplin mba tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2  invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsaves xsavec xgetbv1 xsavec qcm_llc qcm_occapi llc qcm_mbb_total qcm_mbb_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni arch_capabilities ssbd

/platform_notes (Continued)

/proc/cpuinfo cache data
  cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 1 2 3 4 5 6 7 8 9 20 21 22 23 24 25 26 27 28 29
  node 0 size: 385603 MB
  node 0 free: 384967 MB
  node 1 cpus: 10 11 12 13 14 15 16 17 18 19 30 31 32 33 34 35 36 37 38 39
  node 1 size: 387056 MB
  node 1 free: 386636 MB
  node distances:
    node 0 1
    0: 10 21
    1: 21 10

From /proc/meminfo
  MemTotal: 791203928 kB
  HugePages_Total: 0
  Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
  os-release:

(Continued on next page)
Cisco Systems  
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)  

**SPEC CPU®2017 Integer Rate Result**  
Copyright 2017-2020 Standard Performance Evaluation Corporation

---

**Platform Notes (Continued)**

```plaintext
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-bo7k 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 21 22:50

SPEC is set to: /home/cpu2017
```

Filesystem Type Size Used Avail Use% Mounted on
/dev/sda1 xfs 224G 20G 204G 9% /

```
Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)

---

**Compiler Version Notes**

```
C | 502.gcc_r(peak)
```

Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)  

SPEC CPU®2017 Integer Rate Result  

Copyright 2017-2020 Standard Performance Evaluation Corporation  

Cisco Systems  

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Test Date: Sep-2019  
Hardware Availability: Apr-2019  
Software Availability: May-2019  

SPECrerate®2017_int_base = 124  
SPECrerate®2017_int_peak = 128  

Compiler Version Notes (Continued)  

==============================================================================  
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)  
| 525.x264_r(base, peak) 557.xz_r(base, peak)  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
==============================================================================  
C       | 502.gcc_r(peak)  
==============================================================================  
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
==============================================================================  
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)  
| 525.x264_r(base, peak) 557.xz_r(base, peak)  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
==============================================================================  
C++     | 523.xalancbmk_r(peak)  
==============================================================================  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version  
19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
==============================================================================  
C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)  
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)  
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
==============================================================================  
C++     | 523.xalancbmk_r(peak)  
==============================================================================  
Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version  

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base = 124</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak = 128</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
| C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)                               |
|     | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)                           |
------------------------------------------------------------------------------

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------
| Fortran | 548.exchange2_r(base, peak)                                                 |
------------------------------------------------------------------------------

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

SPEC CPU®2017 Integer Rate Result

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>124</td>
<td>128</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Base Portability Flags (Continued)

557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmallocc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmallocc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-1qkmallocc

Peak Compiler Invocation

C benchmarks (except as noted below):
icc -m64 -std=c11


C++ benchmarks (except as noted below):
icpc -m64

523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

Fortran benchmarks:
ifort -m64
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 124
SPECrate®2017_int_peak = 128

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leea_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/jemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

**Cisco Systems**  
Cisco UCS C220 M5 (Intel Xeon Gold 5215, 2.50GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>124</td>
<td>128</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Sep-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

### Peak Optimization Flags (Continued)

```
523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4  
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc
```

The flags files that were used to format this result can be browsed at


You can also download the XML flags sources by saving the following links:


---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-21 13:22:29-0400.  
Originally published on 2019-11-04.