## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Copies</td>
<td>SPECrate®2017_int_base = 186</td>
</tr>
</tbody>
</table>

### Hardware

- **CPU Name:** Intel Xeon Gold 5218B
- **Max MHz:** 3900
- **Nominal:** 2300
- **Enabled:** 32 cores, 2 chips, 2 threads/core
- **Orderable:** 1.2 Chips
- **Cache L1:** 32 KB I + 32 KB D on chip per core
- **L2:** 1 MB I+D on chip per core
- **L3:** 22 MB I+D on chip per chip
- **Other:** None
- **Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2666)
- **Storage:** 1 x 1.9 TB SSD SAS
- **Other:** None

### Software

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
  Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
- **Parallel:** No
- **Firmware:** Version 4.0.4c released Apr-2019
- **File System:** xfs
- **System State:** Run level 5 (multi-user)
- **Base Pointers:** 64-bit
- **Peak Pointers:** 32/64-bit
- **Other:** jemalloc memory allocator V5.0.1
- **Power Management:** --
## Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>64</td>
<td>723</td>
<td>141</td>
<td>722</td>
<td>141</td>
<td>724</td>
<td>141</td>
<td>64</td>
<td>629</td>
<td>162</td>
<td>627</td>
<td>162</td>
<td>629</td>
<td>162</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>64</td>
<td>577</td>
<td>157</td>
<td>578</td>
<td>157</td>
<td>580</td>
<td>156</td>
<td>64</td>
<td>517</td>
<td>175</td>
<td>516</td>
<td>176</td>
<td>518</td>
<td>175</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>64</td>
<td>410</td>
<td>252</td>
<td>410</td>
<td>252</td>
<td>409</td>
<td>253</td>
<td>64</td>
<td>410</td>
<td>252</td>
<td>408</td>
<td>253</td>
<td>409</td>
<td>253</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>64</td>
<td>664</td>
<td>126</td>
<td>666</td>
<td>126</td>
<td>663</td>
<td>127</td>
<td>64</td>
<td>667</td>
<td>126</td>
<td>664</td>
<td>126</td>
<td>663</td>
<td>127</td>
</tr>
<tr>
<td>523.xalanckmk_r</td>
<td>64</td>
<td>313</td>
<td>216</td>
<td>313</td>
<td>216</td>
<td>313</td>
<td>216</td>
<td>64</td>
<td>293</td>
<td>231</td>
<td>293</td>
<td>231</td>
<td>293</td>
<td>231</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>64</td>
<td>332</td>
<td>338</td>
<td>331</td>
<td>339</td>
<td>334</td>
<td>336</td>
<td>64</td>
<td>319</td>
<td>352</td>
<td>319</td>
<td>352</td>
<td>319</td>
<td>351</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>64</td>
<td>481</td>
<td>153</td>
<td>481</td>
<td>152</td>
<td>482</td>
<td>152</td>
<td>64</td>
<td>481</td>
<td>152</td>
<td>481</td>
<td>152</td>
<td>481</td>
<td>153</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>64</td>
<td>744</td>
<td>143</td>
<td>746</td>
<td>142</td>
<td>744</td>
<td>142</td>
<td>64</td>
<td>749</td>
<td>142</td>
<td>758</td>
<td>140</td>
<td>757</td>
<td>140</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>64</td>
<td>456</td>
<td>368</td>
<td>456</td>
<td>368</td>
<td>456</td>
<td>368</td>
<td>64</td>
<td>453</td>
<td>370</td>
<td>453</td>
<td>370</td>
<td>458</td>
<td>366</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>64</td>
<td>560</td>
<td>124</td>
<td>560</td>
<td>124</td>
<td>560</td>
<td>123</td>
<td>64</td>
<td>560</td>
<td>123</td>
<td>560</td>
<td>123</td>
<td>560</td>
<td>123</td>
</tr>
</tbody>
</table>

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### General Notes

Environment variables set by runcpu before the start of the run:
```
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"
```

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:
```
sync; echo 3>/proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:
```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

(Continued on next page)
# SPEC CPU®2017 Integer Rate Result

## Cisco Systems

### Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Sep-2019</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

### SPECrate®2017_int_base = 186

### SPECrate®2017_int_peak = 193

## General Notes (Continued)

is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

## Platform Notes

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r5974 of 2018-05-19 9bcede8f2999c33d61f64985e45859ea9
running on linux-17bx Thu Sep 19 18:05:22 2019

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

- model name : Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz
- 2 "physical id"s (chips)
- 64 "processors"
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
- cpu cores : 16
- siblings : 32
- physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
- physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

From lscpu:

- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 64
- On-line CPU(s) list: 0-63
- Thread(s) per core: 2
- Core(s) per socket: 16
- Socket(s): 2
- NUMA node(s): 4
- Vendor ID: GenuineIntel
- CPU family: 6
- Model: 85
- Model name: Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz
- Stepping: 6

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

CPU MHz: 2300.000
CPU max MHz: 3900.0000
CPU min MHz: 1000.0000
BogoMIPS: 4600.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 22528K
NUMA node0 CPU(s): 0-3, 8-11, 32-35, 40-43
NUMA node1 CPU(s): 4-7, 12-15, 36-39, 44-47
NUMA node2 CPU(s): 16-19, 24-27, 48-51, 56-59
NUMA node3 CPU(s): 20-23, 28-31, 52-55, 60-63

Flags: fpu vme de pse tsc msr pae mce cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm lahf_sts cmptr_sts cmov pdcm cpb cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pni ssbd ma ibrs ibpb tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 ews invpcid rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsaves xsavec xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni flush_l1d arch_capabilities

/proc/cpuinfo cache data
    cache size : 22528 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
    available: 4 nodes (0-3)
    node 0 cpus: 0 1 2 3 8 9 10 11 12 13 14 15 34 35 40 41 42 43
    node 0 size: 192036 MB
    node 0 free: 187714 MB
    node 1 cpus: 4 5 6 7 12 13 14 15 36 37 38 39 44 45 46 47
    node 1 size: 193532 MB
    node 1 free: 189401 MB
    node 2 cpus: 16 17 18 19 24 25 26 27 48 49 50 51 56 57 58 59
    node 2 size: 193532 MB
    node 2 free: 189902 MB
    node 3 cpus: 20 21 22 23 28 29 30 31 52 53 54 55 60 61 62 63
    node 3 size: 193292 MB
    node 3 free: 189657 MB
    node distances:
      node 0 1 2 3
      0: 10 11 21 21

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

SPEC CPU®2017 Integer Rate Result

SPECRate®2017_int_base = 186
SPECRate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1: 11 10 21 21
2: 21 21 10 11
3: 21 21 11 10

From /proc/meminfo
MemTotal: 790932584 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 5 Sep 18 23:53

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sda3 xfs 324G 53G 271G 17% /home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C240M5.4.0.4c.0.0411190411 04/11/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2666

(End of data from sysinfo program)
The marketing name for the processor in this result, which appears in the CPU name and hardware (Continued on next page)
### Platform Notes (Continued)

model areas, is different from sysinfo because a pre-production processor was used. The pre-production processor differs from the production processor in name only.

### Compiler Version Notes

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>502.gcc_r(peak)</td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>502.gcc_r(peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base, peak)</td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>502.gcc_r(peak)</td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>502.gcc_r(peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base, peak)</td>
</tr>
<tr>
<td>Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C++</td>
<td>523.xalancbmk_r(peak)</td>
</tr>
<tr>
<td>Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416</td>
<td></td>
</tr>
<tr>
<td>Copyright (C) 1985-2019 Intel Corporation. All rights reserved.</td>
<td></td>
</tr>
</tbody>
</table>

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

SPECrater®2017_int_base = 186
SPECrater®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes (Continued)

==============================================================================
| C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)                          |
|         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)                     |
==============================================================================
| Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,|
| Version 19.0.4.227 Build 20190416                                      |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.        |
==============================================================================

==============================================================================
| C++     | 523.xalancbmk_r(peak)                                                   |
==============================================================================
| Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.        |
==============================================================================

==============================================================================
| C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)                          |
|         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)                     |
==============================================================================
| Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,|
| Version 19.0.4.227 Build 20190416                                      |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.        |
==============================================================================

==============================================================================
| Fortran | 548.exchange2_r(base, peak)                                              |
==============================================================================
| Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416 |
| Copyright (C) 1985-2019 Intel Corporation. All rights reserved.        |
==============================================================================

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 186
SPECrate®2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags
C benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

C++ benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

Peak Compiler Invocation
C benchmarks (except as noted below):
icc -m64 -std=c11


C++ benchmarks (except as noted below):
icpc -m64

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

| SPECrate®2017_int_base = 186 |
| SPECrate®2017_int_peak = 193 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Compiler Invocation (Continued)

523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

Fortran benchmarks:
ifort -m64

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Gold 5218B, 2.30GHz)

SPECraté2017_int_base = 186
SPECraté2017_int_peak = 193

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Peak Optimization Flags (Continued)

557.xz_r: Same as 505.mcf_r

C++ benchmarks:
520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc
531.deepsjeng_r: Same as 520.omnetpp_r
541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-19 21:05:21-0400.
Originally published on 2019-11-04.