Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>229</td>
<td>233</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Sep-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base (229)</th>
<th>SPECrate®2017_fp_peak (233)</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r 72</td>
<td>507</td>
</tr>
<tr>
<td>507.caetuBSSN_r 72</td>
<td>186</td>
</tr>
<tr>
<td>508.namd_r 72</td>
<td>196</td>
</tr>
<tr>
<td>510.parest_r 72</td>
<td>197</td>
</tr>
<tr>
<td>511.povray_r 72</td>
<td>290</td>
</tr>
<tr>
<td>519.lbmr 72</td>
<td>319</td>
</tr>
<tr>
<td>521.wrf_r 72</td>
<td>221</td>
</tr>
<tr>
<td>526.blender_r 72</td>
<td>261</td>
</tr>
<tr>
<td>527.cam4_r 72</td>
<td>261</td>
</tr>
<tr>
<td>538.imagick_r 72</td>
<td>274</td>
</tr>
<tr>
<td>544.nab_r 72</td>
<td>281</td>
</tr>
<tr>
<td>549.fotonik3d_r 72</td>
<td>290</td>
</tr>
<tr>
<td>554.roms_r 72</td>
<td>336</td>
</tr>
</tbody>
</table>

**Copies**

| 0 | 30 | 60 | 90 | 120 | 150 | 180 | 210 | 240 | 270 | 300 | 330 | 360 | 390 | 420 | 450 | 480 | 510 | 540 | 570 | 600 |
|---|----|----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| 503.bwaves_r | 72 | 186 | | | | | | | | | | | | | | | | | | | |
| 507.caetuBSSN_r | 72 | 186 | 196 | | | | | | | | | | | | | | | | | | | |
| 508.namd_r | 72 | 196 | | | | | | | | | | | | | | | | | | | |
| 510.parest_r | 72 | 119 | | | | | | | | | | | | | | | | | | | |
| 511.povray_r | 72 | 290 | 319 | | | | | | | | | | | | | | | | | | | |
| 519.lbmr | 72 | 119 | 124 | | | | | | | | | | | | | | | | | | | |
| 521.wrf_r | 72 | 221 | 234 | | | | | | | | | | | | | | | | | | | |
| 526.blender_r | 72 | 261 | | | | | | | | | | | | | | | | | | | |
| 527.cam4_r | 72 | 261 | 274 | | | | | | | | | | | | | | | | | | | |
| 538.imagick_r | 72 | 274 | | | | | | | | | | | | | | | | | | | |
| 544.nab_r | 72 | 281 | | | | | | | | | | | | | | | | | | | |
| 549.fotonik3d_r | 72 | 290 | | | | | | | | | | | | | | | | | | | |
| 554.roms_r | 72 | 336 | | | | | | | | | | | | | | | | | | | |

**CPU Name:** Intel Xeon Gold 6254  
**Max MHz:** 4000  
**Nominal:** 3100  
**Enabled:** 36 cores, 2 chips, 2 threads/core  
**Orderable:** 1,2 Chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 24.75 MB I+D on chip per chip  
**Other:** None  
**Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)  
**Storage:** 1 x 1.9 TB SSD SAS  
**Other:** None  

**Software**

- **OS:** SUSE Linux Enterprise Server 15 (x86_64)  
- **Compiler:** C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux  
- **Parallel:** No  
- **Firmware:** Version 4.0.4g released Jul-2019  
- **File System:** xfs  
- **System State:** Run level 3 (multi-user)  
- **Base Pointers:** 64-bit  
- **Peak Pointers:** 64-bit  
- **Other:** None  
- **Power Management:** --
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

RESULTS TABLE

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>72</td>
<td>1424</td>
<td>507</td>
<td>1422</td>
<td>508</td>
<td>1424</td>
<td>507</td>
<td>1422</td>
<td>508</td>
<td>1424</td>
<td>507</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>72</td>
<td>490</td>
<td>186</td>
<td>490</td>
<td>186</td>
<td>489</td>
<td>186</td>
<td>489</td>
<td>186</td>
<td>489</td>
<td>186</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>72</td>
<td>350</td>
<td>196</td>
<td>349</td>
<td>196</td>
<td>350</td>
<td>195</td>
<td>348</td>
<td>197</td>
<td>348</td>
<td>196</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>72</td>
<td>1582</td>
<td>119</td>
<td>1585</td>
<td>119</td>
<td>1586</td>
<td>119</td>
<td>1586</td>
<td>119</td>
<td>1586</td>
<td>119</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>72</td>
<td>581</td>
<td>290</td>
<td>637</td>
<td>119</td>
<td>1586</td>
<td>119</td>
<td>1586</td>
<td>119</td>
<td>1586</td>
<td>119</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>72</td>
<td>637</td>
<td>119</td>
<td>637</td>
<td>119</td>
<td>637</td>
<td>119</td>
<td>637</td>
<td>119</td>
<td>637</td>
<td>119</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>72</td>
<td>722</td>
<td>223</td>
<td>725</td>
<td>222</td>
<td>725</td>
<td>222</td>
<td>725</td>
<td>222</td>
<td>725</td>
<td>222</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>72</td>
<td>420</td>
<td>261</td>
<td>420</td>
<td>261</td>
<td>420</td>
<td>261</td>
<td>420</td>
<td>261</td>
<td>420</td>
<td>261</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>72</td>
<td>459</td>
<td>274</td>
<td>459</td>
<td>274</td>
<td>453</td>
<td>278</td>
<td>450</td>
<td>280</td>
<td>448</td>
<td>281</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>72</td>
<td>300</td>
<td>597</td>
<td>300</td>
<td>597</td>
<td>299</td>
<td>599</td>
<td>300</td>
<td>596</td>
<td>301</td>
<td>596</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>72</td>
<td>280</td>
<td>433</td>
<td>281</td>
<td>431</td>
<td>277</td>
<td>437</td>
<td>278</td>
<td>436</td>
<td>277</td>
<td>438</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>72</td>
<td>1747</td>
<td>161</td>
<td>1750</td>
<td>160</td>
<td>1751</td>
<td>160</td>
<td>1747</td>
<td>161</td>
<td>1748</td>
<td>161</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>72</td>
<td>1187</td>
<td>96.4</td>
<td>1186</td>
<td>96.5</td>
<td>1186</td>
<td>96.5</td>
<td>1184</td>
<td>96.7</td>
<td>1190</td>
<td>96.2</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 229
SPECrate®2017_fp_peak = 233

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)
## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

**BIOS Settings:**
- Intel HyperThreading Technology set to Enabled
- SNC set to Enabled
- IMC Interleaving set to 1-way Interleave
- Patrol Scrub set to Disabled
- Sysinfo program /home/cpu2017/bin/sysinfo
- Rev: r5974 of 2018-05-19 9bcde8f2999c33d61f64985e45859ea9
- running on linux-bo7k Fri Sep 27 14:46:06 2019

**SUT (System Under Test) info as seen by some common utilities.**
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6254 CPU @ 3.10GHz
  2  "physical id"s (chips)
  72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
  siblings : 36
  physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
  physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
```

From lscpu:

```
Architecture:           x86_64
CPU op-mode(s):         32-bit, 64-bit
Byte Order:             Little Endian
CPU(s):                 72
On-line CPU(s) list:    0-71
Thread(s) per core:     2
Core(s) per socket:     18
Socket(s):              2
NUMA node(s):           4
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Gold 6254 CPU @ 3.10GHz
Stepping:               6
```

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

SPECrater®2017_fp_base = 229
SPECrater®2017_fp_peak = 233

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

CPU MHz: 3100.000
CPU max MHz: 4000.0000
CPU min MHz: 1200.0000
BogoMIPS: 6200.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 25344K
NUMA node0 CPU(s): 0-2,5,6,9,10,14,15,36-38,41,42,45,46,50,51
NUMA node1 CPU(s): 3,4,7,8,11-13,16,17,39,40,43,44,47-49,52,53
NUMA node2 CPU(s): 18-20,23,24,27,28,32,33,54-56,59,60,63,64,68,69
NUMA node3 CPU(s): 21,22,25,26,29-31,34,35,57,58,61,62,65-67,70,71
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xptr pdcm pclid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_l3 cdp_l3 invpcid_single intel_ppln mba tpr_shadow vmmi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 3dnow invpcid rtm cqm mpx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsaveopt xsavec xsaves cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local
l1bpb l1bpd l1bpe l1bpr l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc
l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpc l1bpu

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 9 10 14 15 36 37 38 41 42 45 46 50 51
node 0 size: 192102 MB
node 0 free: 191783 MB
node 1 cpus: 3 4 7 8 11 12 13 16 17 39 40 43 44 47 48 49 52 53
node 1 size: 193498 MB
node 1 free: 193258 MB
node 2 cpus: 18 19 20 23 24 27 28 32 33 54 55 56 59 60 63 64 68 69
node 2 size: 193527 MB
node 2 free: 193288 MB
node 3 cpus: 21 22 25 26 29 30 31 34 35 57 58 61 62 65 66 67 70 71
node 3 size: 193525 MB
node 3 free: 193079 MB
node distances:
  node 0 1 2 3
  0: 10 11 21 21

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>229</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>233</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

**Platform Notes (Continued)**

```
1:  11  10  21  21
2:  21  21  10  11
3:  21  21  11  10
```

From /proc/meminfo
- MemTotal: 791197436 kB
- HugePages_Total: 0
- Hugepagesize: 2048 kB

From /etc/*release* /etc/*version*
```
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"
```

uname -a:
```
Linux linux-bo7k 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:
- CVE-2017-5754 (Meltdown): Not affected
- CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
- CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 27 14:43

SPEC is set to: /home/cpu2017
```
Filesyste     Type  Size  Used Avail Use% Mounted on
/dev/sda1      xfs   224G  20G  204G  9% /
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
- 24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

SPECrate®2017_fp_base = 229
SPECrate®2017_fp_peak = 233

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

==============================================================================
C               | 519.lbm_r(base, peak) 538.imagick_r(base, peak)
| 544.nab_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++             | 508.namd_r(base, peak) 510.parest_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C          | 511.povray_r(base, peak) 526.blender_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
C++, C, Fortran | 507.cactuBSSN_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

==============================================================================
Fortran         | 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

SPECrate®2017_fp_base = 229
SPECrate®2017_fp_peak = 233

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Hardware Availability: Apr-2019
Tested by: Cisco Systems
Software Availability: May-2019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
  64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
  Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

| SPECrate®2017_fp_base = 229 |
| SPECrate®2017_fp_peak = 233 |

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

### Base Portability Flags (Continued)

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

### Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

### Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

(Continued on next page)
## Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 229</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak = 233</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Sep-2019  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Peak Compiler Invocation (Continued)

#### C++ benchmarks:
`icpc -m64`

#### Fortran benchmarks:
`ifort -m64`

#### Benchmarks using both Fortran and C:
`ifort -m64 icc -m64 -std=c11`

#### Benchmarks using both C and C++:
`icpc -m64 icc -m64 -std=c11`

#### Benchmarks using Fortran, C, and C++:
`icpc -m64 icc -m64 -std=c11 ifort -m64`

### Peak Portability Flags

Same as Base Portability Flags

### Peak Optimization Flags

#### C benchmarks:

- `519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4`
- `538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4`
- `544.nab_r: Same as 538.imagick_r`

#### C++ benchmarks:

- `508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4`
- `510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4`

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

SPECrate®2017_fp_base = 229
SPECrate®2017_fp_peak = 233

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

Fortran benchmarks:

503.bwaves_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

549.fotonik3d_r: Same as 503.bwaves_r

554.roms_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3
-no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs
-align array32byte

Benchmarks using both C and C++:

511.povray_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only
-qopt-mem-layout-trans=4

526.blender_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml
## SPEC CPU®2017 Floating Point Rate Result

### Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6254, 3.10GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 229</th>
<th>SPECrate®2017_fp_peak = 233</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU2017 License: 9019</td>
<td>Test Date: Sep-2019</td>
</tr>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-27 05:16:06-0400.
Originally published on 2019-11-04.