Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base = 210</th>
<th>SPECrate®2017_fp_peak = 214</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CPU2017 License:</strong> 9019</td>
<td><strong>Test Date:</strong> Sep-2019</td>
</tr>
<tr>
<td><strong>Test Sponsor:</strong> Cisco Systems</td>
<td><strong>Hardware Availability:</strong> Apr-2019</td>
</tr>
<tr>
<td><strong>Tested by:</strong> Cisco Systems</td>
<td><strong>Software Availability:</strong> May-2019</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hardware</th>
<th>Software</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CPU Name:</strong> Intel Xeon Gold 6240</td>
<td><strong>OS:</strong> SUSE Linux Enterprise Server 15 (x86_64)</td>
</tr>
<tr>
<td><strong>Max MHz:</strong> 3900</td>
<td><strong>Compiler:</strong> C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux</td>
</tr>
<tr>
<td><strong>Nominal:</strong> 2600</td>
<td><strong>Parallel:</strong> No</td>
</tr>
<tr>
<td><strong>Enabled:</strong> 36 cores, 2 chips, 2 threads/core</td>
<td><strong>Firmware:</strong> Version 4.0.4g released Jul-2019</td>
</tr>
<tr>
<td><strong>Orderable:</strong> 1,2 Chips</td>
<td><strong>File System:</strong> xfs</td>
</tr>
<tr>
<td><strong>Cache L1:</strong> 32 KB I + 32 KB D on chip per core</td>
<td><strong>System State:</strong> Run level 3 (multi-user)</td>
</tr>
<tr>
<td><strong>L2:</strong> 1 MB I+D on chip per core</td>
<td><strong>Base Pointers:</strong> 64-bit</td>
</tr>
<tr>
<td><strong>L3:</strong> 24.75 MB I+D on chip per core</td>
<td><strong>Peak Pointers:</strong> 64-bit</td>
</tr>
<tr>
<td><strong>Other:</strong> None</td>
<td><strong>Other:</strong> None</td>
</tr>
<tr>
<td><strong>Memory:</strong> 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)</td>
<td><strong>Power Management:</strong> --</td>
</tr>
<tr>
<td><strong>Storage:</strong> 1 x 1.9 TB SSD SAS</td>
<td><strong>Other:</strong> None</td>
</tr>
</tbody>
</table>

### SPEC CPU 2017 Floating Point Rate Result

<table>
<thead>
<tr>
<th>Test Date: Sep-2019</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>SPECrate®2017_fp_base</th>
<th>SPECrate®2017_fp_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>214</td>
<td></td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>210</td>
<td></td>
</tr>
<tr>
<td>508.namd_r</td>
<td>117</td>
<td></td>
</tr>
<tr>
<td>510.parest_r</td>
<td>117</td>
<td></td>
</tr>
<tr>
<td>511.povray_r</td>
<td>245</td>
<td></td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>119</td>
<td></td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>216</td>
<td></td>
</tr>
<tr>
<td>526.blender_r</td>
<td>224</td>
<td></td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>242</td>
<td></td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>244</td>
<td></td>
</tr>
<tr>
<td>544.nab_r</td>
<td>363</td>
<td></td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>160</td>
<td></td>
</tr>
<tr>
<td>554.roms_r</td>
<td>95.8</td>
<td></td>
</tr>
</tbody>
</table>

---

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

---

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)
Cisco Systems

Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPEC®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>72</td>
<td>1439</td>
<td>502</td>
<td>1432</td>
<td>504</td>
<td>1432</td>
<td>504</td>
<td>72</td>
<td>1432</td>
<td>504</td>
<td>1433</td>
<td>504</td>
<td>1432</td>
<td>504</td>
</tr>
<tr>
<td>507.cactuBSSN_r</td>
<td>72</td>
<td>544</td>
<td>168</td>
<td>544</td>
<td>168</td>
<td>545</td>
<td>167</td>
<td>72</td>
<td>544</td>
<td>168</td>
<td>544</td>
<td>168</td>
<td>544</td>
<td>168</td>
</tr>
<tr>
<td>508.namd_r</td>
<td>72</td>
<td>413</td>
<td>166</td>
<td>413</td>
<td>166</td>
<td>414</td>
<td>165</td>
<td>72</td>
<td>409</td>
<td>167</td>
<td>410</td>
<td>167</td>
<td>409</td>
<td>167</td>
</tr>
<tr>
<td>510.parest_r</td>
<td>72</td>
<td>1614</td>
<td>117</td>
<td>1613</td>
<td>117</td>
<td>1618</td>
<td>116</td>
<td>72</td>
<td>1616</td>
<td>117</td>
<td>1615</td>
<td>117</td>
<td>1613</td>
<td>117</td>
</tr>
<tr>
<td>511.povray_r</td>
<td>72</td>
<td>685</td>
<td>245</td>
<td>684</td>
<td>246</td>
<td>687</td>
<td>245</td>
<td>72</td>
<td>589</td>
<td>285</td>
<td>591</td>
<td>284</td>
<td>594</td>
<td>283</td>
</tr>
<tr>
<td>519.lbm_r</td>
<td>72</td>
<td>640</td>
<td>119</td>
<td>639</td>
<td>119</td>
<td>639</td>
<td>119</td>
<td>72</td>
<td>639</td>
<td>119</td>
<td>640</td>
<td>119</td>
<td>639</td>
<td>119</td>
</tr>
<tr>
<td>521.wrf_r</td>
<td>72</td>
<td>741</td>
<td>218</td>
<td>748</td>
<td>216</td>
<td>750</td>
<td>215</td>
<td>72</td>
<td>714</td>
<td>226</td>
<td>706</td>
<td>228</td>
<td>710</td>
<td>227</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>72</td>
<td>490</td>
<td>224</td>
<td>492</td>
<td>223</td>
<td>489</td>
<td>224</td>
<td>72</td>
<td>490</td>
<td>224</td>
<td>492</td>
<td>224</td>
<td>490</td>
<td>224</td>
</tr>
<tr>
<td>527.cam4_r</td>
<td>72</td>
<td>516</td>
<td>244</td>
<td>521</td>
<td>242</td>
<td>522</td>
<td>241</td>
<td>72</td>
<td>507</td>
<td>248</td>
<td>508</td>
<td>248</td>
<td>507</td>
<td>248</td>
</tr>
<tr>
<td>538.imagick_r</td>
<td>72</td>
<td>358</td>
<td>500</td>
<td>357</td>
<td>502</td>
<td>356</td>
<td>503</td>
<td>72</td>
<td>357</td>
<td>502</td>
<td>358</td>
<td>501</td>
<td>358</td>
<td>501</td>
</tr>
<tr>
<td>544.nab_r</td>
<td>72</td>
<td>334</td>
<td>363</td>
<td>333</td>
<td>364</td>
<td>335</td>
<td>362</td>
<td>72</td>
<td>334</td>
<td>363</td>
<td>334</td>
<td>363</td>
<td>333</td>
<td>364</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>72</td>
<td>1753</td>
<td>160</td>
<td>1755</td>
<td>160</td>
<td>1753</td>
<td>160</td>
<td>72</td>
<td>1753</td>
<td>160</td>
<td>1753</td>
<td>160</td>
<td>1752</td>
<td>160</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>72</td>
<td>1196</td>
<td>95.7</td>
<td>1189</td>
<td>96.2</td>
<td>1189</td>
<td>96.2</td>
<td>72</td>
<td>1195</td>
<td>95.8</td>
<td>1194</td>
<td>95.8</td>
<td>1191</td>
<td>96.0</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 210
SPECrate®2017_fp_peak = 214

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor.
For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "~/home/cpu2017/lib/intel64"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)  

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>210</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>214</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems  
Hardware Availability: Apr-2019  
Software Availability: May-2019  
Test Date: Sep-2019

General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:  
Intel HyperThreading Technology set to Enabled  
SNC set to Enabled  
IMC Interleaving set to 1-way Interleave  
Patrol Scrub set to Disabled  
Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r5974 of 2018-05-19 9bcede8f2999c33d61f64985e45859ea9  
running on linux-jm4k Fri Sep 27 19:58:59 2019

SUT (System Under Test) info as seen by some common utilities.  
For more information on this section, see  
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
  2. "physical id"s (chips)
    72 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 18
  siblings : 36
physical 0: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
physical 1: cores 0 1 2 3 4 8 9 10 11 16 17 18 19 20 24 25 26 27
```

From lscpu:

```
Architecture:        x86_64
CPU op-mode(s):      32-bit, 64-bit
Byte Order:          Little Endian
CPU(s):              72
On-line CPU(s) list: 0-71
Thread(s) per core:  2
Core(s) per socket:  18
Socket(s):           2
NUMA node(s):        4
Vendor ID:           GenuineIntel
CPU family:          6
Model:               85
Model name:          Intel(R) Xeon(R) Gold 6240 CPU @ 2.60GHz
Stepping:            6
```

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
<th>Test Date:</th>
<th>Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
<td>Hardware Availability:</td>
<td>Apr-2019</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

**SPEC CPU®2017 Floating Point Rate Result**

Spec CRate\textsuperscript{®}2017\textsuperscript{\_fp\_base} = 210

Spec CRate\textsuperscript{®}2017\textsuperscript{\_fp\_peak} = 214

### Platform Notes (Continued)

<table>
<thead>
<tr>
<th>CPU MHZ:</th>
<th>2600.000</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU max MHZ:</td>
<td>3900.0000</td>
</tr>
<tr>
<td>CPU min MHZ:</td>
<td>1000.0000</td>
</tr>
<tr>
<td>BogoMIPS:</td>
<td>5200.00</td>
</tr>
<tr>
<td>Virtualization:</td>
<td>VT-x</td>
</tr>
<tr>
<td>L1d cache:</td>
<td>32K</td>
</tr>
<tr>
<td>L1i cache:</td>
<td>32K</td>
</tr>
<tr>
<td>L2 cache:</td>
<td>1024K</td>
</tr>
<tr>
<td>L3 cache:</td>
<td>25344K</td>
</tr>
<tr>
<td>NUMA node0 CPU(s):</td>
<td>0-2,5,6,9,10,14,15,36-38,41,42,45,46,50,51</td>
</tr>
<tr>
<td>NUMA node1 CPU(s):</td>
<td>3,4,7,8,11-13,16,17,39,40,43,44,47-49,52,53</td>
</tr>
<tr>
<td>NUMA node2 CPU(s):</td>
<td>18-20,23,24,27,28,32,33,54-56,59,60,63,64,68,69</td>
</tr>
<tr>
<td>NUMA node3 CPU(s):</td>
<td>21,22,25,26,29-31,34,35,57,58,61,62,65-67,70,71</td>
</tr>
<tr>
<td>Flags:</td>
<td>fpu vme de pse tsc msi pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single intel_pni mba tpr_shadow vmmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erts invpccd rtm cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl xsaveopt xsavec xsavec xsave xsvos cqm_llc cqm_occup_llc cqm_mbb_total cqm_mbb_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pku ospke avx512_vnni arch_capabilities ssbd</td>
</tr>
</tbody>
</table>

/proc/cpuinfo cache data

```
cache size : 25344 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```plaintext
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 5 6 9 10 14 15 36 37 38 41 42 45 46 50 51
node 0 size: 192077 MB
node 0 free: 180782 MB
node 1 cpus: 3 4 7 8 11 12 13 16 17 39 40 43 44 47 48 49 52 53
node 1 size: 193530 MB
node 1 free: 185697 MB
node 2 cpus: 18 19 20 23 24 27 28 32 33 54 55 56 59 60 63 64 68 69
node 2 size: 193530 MB
node 2 free: 185837 MB
node 3 cpus: 21 22 25 26 29 30 31 34 35 57 58 61 62 65 66 67 70 71
node 3 size: 193529 MB
node 3 free: 185838 MB
node distances:
  node 0 1 2 3
0: 10 11 21 21
```

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECrater®2017_fp_base = 210
SPECrater®2017_fp_peak = 214

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

1:  11  10  21  21
2:  21  21  10  11
3:  21  21  11  10

From /proc/meminfo
MemTotal:       791211848 kB
HugePages_Total:       0
Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-jm4k 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:
CVE-2017-5754 (Meltdown): Not affected
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Sep 27 11:43

SPEC is set to: /home/cpu2017
Filesystem Type Size Used Avail Use% Mounted on
/dev/sdc1 xfs 224G 51G 174G 23% /

Additional information from dmidecode follows. WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
BIOS Cisco Systems, Inc. C220M5.4.0.4g.0.0712190011 07/12/2019
Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECrate®2017_fp_base = 210
SPECrate®2017_fp_peak = 214

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Test Date: Sep-2019
Tested by: Cisco Systems
Hardware Availability: Apr-2019
Software Availability: May-2019

Compiler Version Notes

C
| 519.lbm_r(base, peak) 538.imagick_r(base, peak)
| 544.nab_r(base, peak)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++
| 508.namd_r(base, peak) 510.parest_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C
| 511.povray_r(base, peak) 526.blender_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

C++, C, Fortran
| 507.cactuBSSN_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Fortran
| 503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
| 554.roms_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPEC CPU®2017 Floating Point Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrater®2017_fp_base = 210
SPECrater®2017_fp_peak = 214

Test Sponsor: Cisco Systems
Hardware Availability: Apr-2019
Test Date: Sep-2019
Software Availability: May-2019
Tested by: Cisco Systems
CPU2017 License: 9019

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Fortran, C      | 521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------------------------------------------------------------------------
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Base Compiler Invocation

C benchmarks:
icc -m64 -std=c11

C++ benchmarks:
icpc -m64

Fortran benchmarks:
ifort -m64

Benchmarks using both Fortran and C:
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:
icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

SPECrate®2017_fp_base = 210
SPECrate®2017_fp_peak = 214

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Sep-2019
Hardware Availability: Apr-2019
Software Availability: May-2019

Base Portability Flags (Continued)

521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

C++ benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Benchmarks using both C and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte

Peak Compiler Invocation

C benchmarks:
icc -m64 -std=c11

(Continued on next page)
Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_fp_base</th>
<th>210</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_fp_peak</td>
<td>214</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019  
Test Sponsor: Cisco Systems  
Tested by: Cisco Systems

Test Date: Sep-2019  
Hardware Availability: Apr-2019  
Software Availability: May-2019

Peak Compiler Invocation (Continued)

C++ benchmarks:  
icpc -m64

Fortran benchmarks:  
ifort -m64

Benchmarks using both Fortran and C:  
ifort -m64 icc -m64 -std=c11

Benchmarks using both C and C++:  
icpc -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:  
icpc -m64 icc -m64 -std=c11 ifort -m64

Peak Portability Flags
Same as Base Portability Flags

Peak Optimization Flags

C benchmarks:  
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

538.imagick_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

544.nab_r: Same as 538.imagick_r

C++ benchmarks:  
508.namd_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

510.parest_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4

(Continued on next page)
## Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)

| CPU2017 License: 9019 | Test Date: Sep-2019 |
| Test Sponsor: Cisco Systems | Hardware Availability: Apr-2019 |
| Tested by: Cisco Systems | Software Availability: May-2019 |

### SPEC CPU 2017 Floating Point Rate Result

| SPECrate®2017_fp_base = 210 | SPECrate®2017_fp_peak = 214 |

### Peak Optimization Flags (Continued)

**Fortran benchmarks:**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte</td>
</tr>
<tr>
<td>549.fotonik3d_r</td>
<td>Same as 503.bwaves_r</td>
</tr>
<tr>
<td>554.roms_r</td>
<td>-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte</td>
</tr>
</tbody>
</table>

**Benchmarks using both Fortran and C:**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>503.bwaves_r</td>
<td>-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte</td>
</tr>
</tbody>
</table>

**Benchmarks using both C and C++:**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>511.povray_r</td>
<td>-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4</td>
</tr>
<tr>
<td>526.blender_r</td>
<td>-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs -align array32byte</td>
</tr>
</tbody>
</table>

The flags files that were used to format this result can be browsed at:


You can also download the XML flags sources by saving the following links:

Cisco Systems
Cisco UCS C220 M5 (Intel Xeon Gold 6240, 2.60GHz)  

<table>
<thead>
<tr>
<th>CPU2017 License: 9019</th>
<th>Test Date: Sep-2019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor: Cisco Systems</td>
<td>Hardware Availability: Apr-2019</td>
</tr>
<tr>
<td>Tested by: Cisco Systems</td>
<td>Software Availability: May-2019</td>
</tr>
</tbody>
</table>

SPECrate®2017_fp_base = 210  
SPECrate®2017_fp_peak = 214

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

Tested with SPEC CPU®2017 v1.0.5 on 2019-09-27 10:28:58-0400.  
Originally published on 2019-11-04.