



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECSpeed®2017_fp_base =

SPECSpeed®2017_fp_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Threads

603.bwaves_s

607.cactubSSN_s

619.lbm_s

621.wrf_s

627.cam4_s

628.pop2_s

638.imagick_s

644.nab_s

649.fotonik3d_s

654.roms_s

Hardware

CPU Name: Intel Xeon Platinum 8256

Max MHz: 3900

Nominal: 3800

Enabled: 16 cores / 4 chips

Orderable: 2.4 Chips

C1, L1: 32 KB I + 32 KB D on chip per core

L2: 1 MB I+D on chip per core

L3: 16.5 MB I+D on chip per chip

Other: None

Memory: 1536 GB (48 x 32 GB 2Rx4 PC4-2933V-R)

Storage: 1 x 240 GB M.2 SATA SSD

Other: None

OS:

Compiler:

Parallel:

Firmware:

File System:

System State:

Base Pointers:

Peak Pointers:

Other:

Power Management: default

Software

SUSE Linux Enterprise Server 15 (x86_64)
4.12.14-23-default

C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux

Yes

Version 4.0.4b released Apr-2019

btrfs

Run level 3 (multi-user)

64-bit

Not Applicable

None



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Results Table

Benchmark	Base						Peak					
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
607.cactuBSSN_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
619.lbm_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
621.wrf_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
627.cam4_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
628.pop2_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
638.imagick_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
644.nab_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
649.fotonik3d_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
654.roms_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

~~SPECSpeed®2017_fp_base =~~

~~SPECSpeed®2017_fp_peak =~~

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

KMP_AFFINITY = "granularity=fine,compact"

LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"

OMP_STACKSIZE = "192M"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

General Notes (Continued)

sync; echo 3> /proc/sys/vm/drop_caches
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Platform Notes

BIOS Settings:

Intel HyperThreading Technology set to Disabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Disabled
Patrol Scrub set to Disabled

Sysinfo program: home/cpu2017/bin/sysinfo
Rev: r6365 of 2017-08-21 295195f888a3d7edble6e46a485a0011
running on linux-i3bf Mon Nov 4 19:50:53 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz
 "physical id"s (chips)
 16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
 cpu cores : 4
 siblings : 4
 physical 0: cores 0 9 11 13
 physical 1: cores 5 8 9 13
 physical 2: cores 2 5 9 13
 physical 3: cores 1 4 8 13

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Platform Notes (Continued)

From lscpu:

```
Architecture:          x86_64
CPU op-mode(s):       32-bit, 64-bit
Byte Order:            Little Endian
CPU(s):                16
On-line CPU(s) list:  0-15
Thread(s) per core:   1
Core(s) per socket:   4
Socket(s):             1
NUMA node(s):          4
Vendor ID:             GenuineIntel
CPU family:            6
Model:                 85
Model name:            Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz
Stepping:               0
CPU MHz:               3800.000
CPU max MHz:           3900.0000
CPU min MHz:           1200.0000
BogoMIPS:              7600.00
Virtualization:        VT-x
L1d cache:             32K
L1i cache:             32K
L2 cache:              1024K
L3 cache:              16896K
NUMA node0 CPU(s):    0-3
NUMA node1 CPU(s):    4-7
NUMA node2 CPU(s):    8-11
NUMA node3 CPU(s):    12-15
Flags:     fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
          pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
          lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
          aperfmpf perf tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
          sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt
          tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
          epb cat_l3 cdp_l3 invpcid_single intel_ppin mba tpr_shadow vnmi flexpriority ept
          vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt_a
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Platform Notes (Continued)

```
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl  
xsaveopt xsavedc xgetbv1 xsaves cqm_llc cqm_llccup_llc cqm_mbm_total cqm_mbm_local  
ibpb ibrs stibp dtherm ida arat pln rts hwp hwp_act_window hwp_epp hwp_pkg_req pku  
ospke avx512_vnni arch_capabilities siod
```

```
/proc/cpuinfo cache data  
cache size : 16896 KB
```

```
From numactl --hardware          WARNING: a numactl 'node' might or might not correspond to a  
physical chip.
```

```
available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 3  
node 0 size: 385631 MB  
node 0 free: 385100 MB  
node 1 cpus: 4 5 6  
node 1 size: 385060 MB  
node 1 free: 385000 MB  
node 2 cpus: 8 9 10 11  
node 2 size: 385031 MB  
node 2 free: 38635 MB  
node 3 cpus: 12 13 14 15  
node 3 size: 387058 MB  
node 3 free: 386857 MB  
node distances:  
node   0   1   2   3  
  0: 10  21  21  21  
  1: 21  10  21  21  
  2: 21  21  10  21  
  3: 21  21  21  10
```

```
From /proc/meminfo  
MemTotal:      1583904288 kB  
HugePages_Total:        0  
Hugepagesize:     2048 kB
```

```
From /etc/*release* /etc/*version*  
os-release:
```

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Platform Notes (Continued)

```
NAME="SLES"  
VERSION="15"  
VERSION_ID="15"  
PRETTY_NAME="SUSE Linux Enterprise Server 15"  
ID="sles"  
ID_LIKE="suse"  
ANSI_COLOR="0;32"  
CPE_NAME="cpe:/o:suse:sles:15"
```

```
uname -a:  
Linux linux-icbf 4.12.14-0.1-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)  
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

CVE-2018-3620 (Intel Terminal Fault):	No status reported
Microarchitectural Data Sampling:	No status reported
CVE-2017-5754 (Meltdown):	Not affected
CVE-2018-3639 (Speculative Store Bypass):	Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5713 (Spectre variant 1):	Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

```
[root@linux-icbf ~]# run-level 3 Nov 4 17:28
```

```
SPEC is set to: /home/cpu2017  
Filesystem Type Size Used Avail Use% Mounted on  
/dev/sdb2 btrfs 222G 12G 210G 6% /home
```

From /sys/devices/virtual/dmi/id

```
BIOS: Cisco Systems, Inc. B480M5.4.0.4b.0.0407190454 04/07/2019  
Vendor: Cisco Systems Inc  
Product: UCSB-B480-M5  
Serial: FLM230102QU
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Platform Notes (Continued)

this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined" but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

48x 0xCE00 M393A4K40CB2_CV1_32-B_2 rank 2933, configured at 2934

(End of data from sysinfo program)

Compiler Version Notes

=====

C | 619.lbm_s(base) 638.imagick_s(base) 644.nab_s(base)

=====

Intel(R) C Intel(R) C Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 617.cactusBSSN_s(base)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran | 603.bwaves_s(base) 649.fotonik3d_s(base) 654.roms_s(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Compiler Version Notes (Continued)

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran, C | 621.wrf_s(base) 621.cam4_s(base) 628.pop2_s(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

Fortran benchmarks:

ifort -m64

Both Fortran and C:

ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:

icpc -m64 icc -m64 -std=c11 ifort -m64

Base Portability Flags

603.bwaves_s: -DSPEC_LP64

607.cactusBSSN_s: -DSPEC_LP64

619.lbm_s: -DSPEC_LP64

(Continued on next page)



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017_fp_base =
SPECSpeed®2017_fp_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

Base Portability Flags (Continued)

621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP

Fortran benchmarks:

-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>



SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS B480 M5 (Intel Xeon Platinum 8256, 3.80GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECSpeed®2017_fp_base =

SPECSpeed®2017_fp_peak =

Test Date: Nov-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

SPEC has determined that this result does not comply with the SPEC OSG

Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.

You can also download the XML flag source by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux0.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Setting-v1.2-rev1.xml>

Non-Compliant

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2019-11-04 22:50:52-0500.

Report generated on 2020-05-12 12:26:54 by CPU2017 PDF formatter v6255.

Originally published on 2019-12-17.