## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate©2017_int_base</th>
<th>148</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate©2017_int Peak</td>
<td>154</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Test Date:** Feb-2020  
**Tested by:** Cisco Systems  
**Hardware Availability:** Feb-2020  
**Software Availability:** May-2019

### Hardware

<table>
<thead>
<tr>
<th>Copies</th>
<th>SPECrate©2017_int_base (148)</th>
<th>SPECrate©2017_int_peak (154)</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>114</td>
<td>140</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>96.9</td>
<td>176</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>198</td>
<td>198</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>96.1</td>
<td>198</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>169</td>
<td>181</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>288</td>
<td>305</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>122</td>
<td>122</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>113</td>
<td>113</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>295</td>
<td>295</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>198</td>
<td>198</td>
</tr>
</tbody>
</table>

**CPU Name:** Intel Xeon Silver 4214R  
**Max MHz:** 3500  
**Nominal:** 2400  
**Enabled:** 24 cores, 2 chips, 2 threads/core  
**Orderable:** 1.2 Chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 16.5 MB I+D on chip per chip  
**Other:** None  
**Memory:** 768 GB (24 x 32 GB 2Rx4 PC4-2933V-R, running at 2400)  
**Storage:** 1 x 960 GB SSD SAS  
**Other:** None

### Software

| OS | SUSE Linux Enterprise Server 15 (x86_64)  
4.12.14-23-default |
| Compiler | C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux |
| Parallel | No |
| Firmware | Version 4.0.4j released Aug-2019 |
| File System | xfs |
| System State | Run level 3 (multi-user) |
| Base Pointers | 64-bit |
| Peak Pointers | 32/64-bit |
| Other | jemalloc memory allocator V5.0.1 |

**Power Management:** BIOS set to prefer performance at the cost of additional power usage
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4124R, 2.40GHz)

SPECrate®2017_int_base = 148
SPECrate®2017_int_peak = 154

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>48</td>
<td>672</td>
<td>114</td>
<td>671</td>
<td>114</td>
<td>673</td>
<td>114</td>
<td>48</td>
<td>587</td>
<td>130</td>
<td>588</td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>48</td>
<td>566</td>
<td>120</td>
<td>568</td>
<td>120</td>
<td>571</td>
<td>119</td>
<td>48</td>
<td>502</td>
<td>135</td>
<td>498</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>48</td>
<td>392</td>
<td>198</td>
<td>393</td>
<td>198</td>
<td>392</td>
<td>198</td>
<td>48</td>
<td>394</td>
<td>197</td>
<td>392</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>48</td>
<td>650</td>
<td>96.9</td>
<td>650</td>
<td>96.9</td>
<td>651</td>
<td>96.8</td>
<td>48</td>
<td>648</td>
<td>97.2</td>
<td>650</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>48</td>
<td>299</td>
<td>169</td>
<td>299</td>
<td>170</td>
<td>300</td>
<td>169</td>
<td>48</td>
<td>281</td>
<td>181</td>
<td>281</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>48</td>
<td>290</td>
<td>292</td>
<td>288</td>
<td>292</td>
<td>288</td>
<td></td>
<td>48</td>
<td>277</td>
<td>303</td>
<td>277</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>48</td>
<td>451</td>
<td>122</td>
<td>451</td>
<td>122</td>
<td>451</td>
<td>122</td>
<td>48</td>
<td>451</td>
<td>122</td>
<td>451</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>48</td>
<td>704</td>
<td>113</td>
<td>710</td>
<td>113</td>
<td>703</td>
<td>113</td>
<td>48</td>
<td>701</td>
<td>112</td>
<td>705</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>48</td>
<td>426</td>
<td>295</td>
<td>426</td>
<td>295</td>
<td>426</td>
<td>295</td>
<td>48</td>
<td>426</td>
<td>295</td>
<td>426</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>48</td>
<td>538</td>
<td>96.4</td>
<td>538</td>
<td>96.4</td>
<td>538</td>
<td>96.4</td>
<td>48</td>
<td>537</td>
<td>96.5</td>
<td>538</td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes
The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes
Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes
Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64:/home/cpu2017/lib/ia32:/home/cpu2017/je5.0.1-32"

General Notes
Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)  

**General Notes (Continued)**

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.


**Platform Notes**

BIOS Settings:
Intel HyperThreading Technology set to Enabled
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edbble6e46a485a0011
running on linux-4z0x Thu Feb 27 03:13:23 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo

- model name : Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
- cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  - cpu cores : 12
  - siblings : 24
  - physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
  - physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13

From lscpu:
- Architecture: x86_64
- CPU op-mode(s): 32-bit, 64-bit
- Byte Order: Little Endian
- CPU(s): 48
- On-line CPU(s) list: 0-47
- Thread(s) per core: 2
- Core(s) per socket: 12
- Socket(s): 2

(Continued on next page)
Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

NUMA node(s): 4
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2400.000
CPU max MHz: 3500.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 16896K
NUMA node0 CPU(s): 0-2,6,8-26,30-32
NUMA node1 CPU(s): 3-5,9-11,27-29,33-35
NUMA node2 CPU(s): 12-14,18-20,36-38,42-44
NUMA node3 CPU(s): 15-17,21-23,39-41,45-47
Flags: fpu vme de pse tsc msr pae mce cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtsscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref tsc_known_freq pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
sdbg fma cx16 xtrr pdcm pclid dca sse4_1 sse4_2 x2apic movbe popcnt
tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault
epb cat_13 cpd_13 invpcid_single intel_pnip mba tpr_shadow vnumi flexpriority ept
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 3rms invpcid rtm cgx mpzx rdt_a
avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd avx512bw avx512vl
xsavesopt xsavesเว็บไซ xgetbv1 xsaveas cgx llc cgx_occup llc cgx_mbb_total cgx_mbb_local
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp_act_window hwp_epp hwp_pkg_req pk
ospke avx512_vnni arch_capabilities ssbd

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
different chip:
available: 4 nodes (0-3)
node 0 cpus: 0 1 2 6 7 8 24 25 26 30 31 32
node 0 size: 192104 MB
node 0 free: 191818 MB
node 1 cpus: 3 4 5 9 10 11 27 28 29 33 34 35
node 1 size: 193499 MB
node 1 free: 193275 MB
node 2 cpus: 12 13 14 18 19 20 36 37 38 42 43 44
node 2 size: 193528 MB
node 2 free: 193299 MB

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

SpecCrater\textsuperscript{\textregistered}2017\textunderscore int\textunderscore base = 148
SpecCrater\textsuperscript{\textregistered}2017\textunderscore int\textunderscore peak = 154

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Platform Notes (Continued)

\begin{verbatim}
node 3 cpus: 15 16 17 21 22 23 39 40 41 45 46 47
node 3 size: 193526 MB
node 3 free: 193138 MB
node distances:
node 0 1 2 3
  0: 10 11 21 21
  1: 11 10 21 21
  2: 21 21 10 11
  3: 21 21 11 10

From /proc/meminfo
MemTotal: 791203052 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /etc/*release*/etc/*version*
os-release:
NAME="SLES"
VERSION="15"
VERSION_ID="15"
PRETTY_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): No status reported
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Feb 27 03:09

SPEC is set to: /home/cpu2017

Filesystem Type Size Used Avail Use% Mounted on
/dev/sdafl1 xfs 891G 51G 840G 6% /
\end{verbatim}
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 148
SPECrate®2017_int_peak = 154

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Platform Notes (Continued)

From /sys/devices/virtual/dmi/id
BIOS: Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019
Vendor: Cisco Systems Inc
Product: UCSC-C240-M5L
Serial: WZP21460GO8

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base, peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
C       | 502.gcc_r(peak)
==============================================================================
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================

==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base, peak)
==============================================================================
(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Compiler Version Notes (Continued)

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

____________________________________________________________________________

C++ | 523.xalancbmk_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

____________________________________________________________________________

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
     | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

____________________________________________________________________________

C++ | 523.xalancbmk_r(peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version
19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

____________________________________________________________________________

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
     | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

____________________________________________________________________________

Fortran | 548.exchange2_r(base, peak)

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>148</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>154</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 9019  
**Test Sponsor:** Cisco Systems  
**Tested by:** Cisco Systems  
**Test Date:** Feb-2020  
**Hardware Availability:** Feb-2020  
**Software Availability:** May-2019

## Base Compiler Invocation

C benchmarks:
```bash
icc -m64 -std=c11
```

C++ benchmarks:
```bash
icpc -m64
```

Fortran benchmarks:
```bash
ifort -m64
```

## Base Portability Flags

C benchmarks:
```bash
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64  
502.gcc_r: -DSPEC_LP64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:
```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

C++ benchmarks:
```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```

Fortran benchmarks:
```bash
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64  
-lqkmalloc
```
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

SPEC CPU®2017 Integer Rate Result
Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 148
SPECrate®2017_int_peak = 154

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Compiler Invocation

C benchmarks (except as noted below):
```bash
icc -m64 -std=c11
```


C++ benchmarks (except as noted below):
```bash
icpc -m64
```

523.xalancbmk_r:icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin

Fortran benchmarks:
```bash
ifort -m64
```

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:
```bash
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-fno-strict-overflow
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
```

(Continued on next page)
Cisco Systems
Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>148</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>154</td>
</tr>
</tbody>
</table>

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems
Test Date: Feb-2020
Hardware Availability: Feb-2020
Software Availability: May-2019

Peak Optimization Flags (Continued)

505.mcf_r (continued):
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-L/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:

-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml
### SPEC CPU®2017 Integer Rate Result

**Cisco Systems**

Cisco UCS C240 M5 (Intel Xeon Silver 4214R, 2.40GHz)

<table>
<thead>
<tr>
<th>SPECrate®2017 int_base = 148</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017 int_peak = 154</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CPU2017 License:</th>
<th>9019</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test Sponsor:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Tested by:</td>
<td>Cisco Systems</td>
</tr>
<tr>
<td>Test Date:</td>
<td>Feb-2020</td>
</tr>
<tr>
<td>Hardware Availability:</td>
<td>Feb-2020</td>
</tr>
<tr>
<td>Software Availability:</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

---

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-26 16:43:22-0500.
Report generated on 2020-03-17 16:18:56 by CPU2017 PDF formatter v6255.
Originally published on 2020-03-17.