



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019


Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Feb-2020

Hardware Availability: Feb-2020

Software Availability: May-2019



Hardware		Software	
CPU Name:	Intel Xeon Gold 6242R	OS:	SUSE Linux Enterprise Server 15 (x86_64) 4.12.14-23-default
Max MHz:	4100	Compiler:	C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux; Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Nominal:	3100	Parallel:	No
Enabled:	40 cores, 2 chips, 2 threads/core	Firmware:	Version 4.0.4j released Aug-2019
Orderable:	1,2 Chips	File System:	xfs
Cache L1:	32 KB I + 32 KB D on chip per core	System State:	Run level 3 (multi-user)
L2:	1 MB I+D on chip per core	Base Pointers:	64-bit
L3:	35.75 MB I+D on chip per chip	Peak Pointers:	64-bit
Other:	None	Other:	None
Memory:	768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)	Power Management:	BIOS set to prefer performance at the cost of additional power usage
Storage:	1 x 960 GB SSD SAS		
Other:	None		



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R, 3.10GHz)

**SPECrate®2017\_fp\_base = 248**

**SPECrate®2017\_fp\_peak = 251**

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Results Table

Benchmark	Base								Peak							
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
503.bwaves_r	80	1487	539	<b>1486</b>	<b>540</b>	1486	540	80	<b>1486</b>	<b>540</b>	1486	540	1487	540	1487	540
507.cactusBSSN_r	80	<b>509</b>	<b>199</b>	509	199	508	199	80	509	199	509	199	<b>509</b>	<b>199</b>	509	199
508.namd_r	80	<b>362</b>	<b>210</b>	364	209	362	210	80	<b>360</b>	<b>211</b>	360	211	359	212	359	212
510.parest_r	80	1513	138	<b>1514</b>	<b>138</b>	1521	138	80	1520	138	<b>1519</b>	<b>138</b>	1512	138	1512	138
511.povray_r	80	<b>603</b>	<b>310</b>	603	310	604	309	80	<b>515</b>	<b>363</b>	513	364	515	363	515	363
519.lbm_r	80	<b>683</b>	<b>124</b>	682	124	683	124	80	<b>682</b>	<b>124</b>	682	124	682	124	682	124
521.wrf_r	80	<b>755</b>	<b>237</b>	757	237	752	238	80	730	246	748	240	<b>747</b>	<b>240</b>	747	240
526.blender_r	80	430	283	429	284	<b>429</b>	<b>284</b>	80	430	284	<b>429</b>	<b>284</b>	429	284	429	284
527.cam4_r	80	463	302	466	301	<b>463</b>	<b>302</b>	80	454	308	<b>456</b>	<b>307</b>	458	306	458	306
538.imagick_r	80	<b>308</b>	<b>647</b>	308	645	308	647	80	309	645	<b>308</b>	<b>646</b>	308	646	308	646
544.nab_r	80	287	469	<b>287</b>	<b>469</b>	284	473	80	285	472	284	474	<b>285</b>	<b>473</b>	285	473
549.fotonik3d_r	80	1883	166	1882	166	<b>1883</b>	<b>166</b>	80	1884	165	<b>1884</b>	<b>166</b>	1882	166	1882	166
554.roms_r	80	1172	108	1169	109	<b>1171</b>	<b>109</b>	80	<b>1172</b>	<b>108</b>	1171	109	1173	108	1173	108

**SPECrate®2017\_fp\_base = 248**

**SPECrate®2017\_fp\_peak = 251**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## Environment Variables Notes

Environment variables set by runcpu before the start of the run:  
LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

**SPECrate®2017\_fp\_base = 248**

**SPECrate®2017\_fp\_peak = 251**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Feb-2020

**Hardware Availability:** Feb-2020

**Software Availability:** May-2019

## General Notes (Continued)

runcpu command invoked through numactl i.e.:  
numactl --interleave=all runcpu <etc>

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

**BIOS Settings:**

Intel HyperThreading Technology set to Enabled

SNC set to Enabled

IMC Interleaving set to 1-way Interleave

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6365 of 2019-08-21 295195f888a3d7edb1e6e46a485a0011  
running on linux-4z0x Mon Feb 24 10:29:18 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo  
model name : Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz  
2 "physical id"s (chips)  
80 "processors"  
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)  
cpu cores : 20  
siblings : 40  
physical 0: cores 0 1 2 3 5 6 10 11 12 13 16 17 18 19 21 24 26 27 28 29  
physical 1: cores 0 1 2 3 5 6 9 10 12 13 16 17 18 19 20 21 26 27 28 29

From lscpu:

Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
CPU(s):	80
On-line CPU(s) list:	0-79
Thread(s) per core:	2
Core(s) per socket:	20
Socket(s):	2
NUMA node(s):	4

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R, 3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz  
Stepping: 7  
CPU MHz: 3100.000  
CPU max MHz: 4100.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 6200.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 36608K  
NUMA node0 CPU(s): 0-3,6,10-12,15,16,40-43,46,50-52,55,56  
NUMA node1 CPU(s): 4,5,7-9,13,14,17-19,44,45,47-49,53,54,57-59  
NUMA node2 CPU(s): 20-23,26,27,30-32,36,60-63,66,67,70-72,76  
NUMA node3 CPU(s): 24,25,28,29,33-35,37-39,64,65,68,69,73-75,77-79  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc cpuid aperfmpfperf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault epb cat\_l3 cdp\_l3 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 36608 KB

From numactl --hardware    WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 4 nodes (0-3)  
node 0 cpus: 0 1 2 3 6 10 11 12 15 16 40 41 42 43 46 50 51 52 55 56  
node 0 size: 192102 MB  
node 0 free: 180137 MB  
node 1 cpus: 4 5 7 8 9 13 14 17 18 19 44 45 47 48 49 53 54 57 58 59  
node 1 size: 193526 MB  
node 1 free: 185041 MB  
node 2 cpus: 20 21 22 23 26 27 30 31 32 36 60 61 62 63 66 67 70 71 72 76  
node 2 size: 193526 MB  
node 2 free: 185062 MB  
node 3 cpus: 24 25 28 29 33 34 35 37 38 39 64 65 68 69 73 74 75 77 78 79

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

```
node 3 size: 193496 MB
node 3 free: 184889 MB
node distances:
node   0   1   2   3
 0: 10 11 21 21
 1: 11 10 21 21
 2: 21 21 10 11
 3: 21 21 11 10

From /proc/meminfo
MemTotal:      791196896 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

From /etc/*release* /etc/*version*
os-release:
  NAME="SLES"
  VERSION="15"
  VERSION_ID="15"
  PRETTY_NAME="SUSE Linux Enterprise Server 15"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-4z0x 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault):          No status reported
Microarchitectural Data Sampling:            No status reported
CVE-2017-5754 (Meltdown):                  Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                                via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):         Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):          Mitigation: Indirect Branch Restricted
                                                Speculation, IBPB, IBRS_FW

run-level 3 Feb 24 03:08

SPEC is set to: /home/cpu2017
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sdh1        xfs   891G   84G  807G  10%  /
```

From /sys/devices/virtual/dmi/id

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R, 3.10GHz)

SPECCrate®2017\_fp\_base = 248

SPECCrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Platform Notes (Continued)

BIOS: Cisco Systems, Inc. C240M5.4.0.4j.0.0831191216 08/31/2019

Vendor: Cisco Systems Inc

Product: UCSC-C240-M5L

Serial: WZP21460G08

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

24x 0xCE00 M393A4K40CB2-CVF 32 GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

## Compiler Version Notes

=====

C | 519.lbm\_r(base, peak) 538.imagick\_r(base, peak)  
| 544.nab\_r(base, peak)

=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++ | 508.namd\_r(base, peak) 510.parest\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++, C | 511.povray\_r(base, peak) 526.blender\_r(base, peak)

=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

C++, C, Fortran | 507.cactusBSSN\_r(base, peak)

=====

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

**SPECrate®2017\_fp\_base = 248**

**SPECrate®2017\_fp\_peak = 251**

**CPU2017 License:** 9019

**Test Date:** Feb-2020

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2020

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Compiler Version Notes (Continued)

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran	503.bwaves_r(base, peak) 549.fotonik3d_r(base, peak)
	554.roms_r(base, peak)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

Fortran, C	521.wrf_r(base, peak) 527.cam4_r(base, peak)
------------	--

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

## Base Compiler Invocation

C benchmarks:

icc -m64 -std=c11

C++ benchmarks:

icpc -m64

Fortran benchmarks:

ifort -m64

Benchmarks using both Fortran and C:

ifort -m64 icc -m64 -std=c11

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Base Compiler Invocation (Continued)

Benchmarks using both C and C++:

```
icpc -m64icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64icc -m64 -std=c11ifort -m64
```

## Base Portability Flags

```
503.bwaves_r: -DSPEC_LP64
507.cactuBSSN_r: -DSPEC_LP64
508.namd_r: -DSPEC_LP64
510.parest_r: -DSPEC_LP64
511.povray_r: -DSPEC_LP64
519.lbm_r: -DSPEC_LP64
521.wrf_r: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
526.blender_r: -DSPEC_LP64 -DSPEC_LINUX -funsigned-char
527.cam4_r: -DSPEC_LP64 -DSPEC_CASE_FLAG
538.imagick_r: -DSPEC_LP64
544.nab_r: -DSPEC_LP64
549.fotonik3d_r: -DSPEC_LP64
554.roms_r: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

C++ benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4
```

Fortran benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=4 -auto
-nostandard-realloc-lhs -align array32byte
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Base Optimization Flags (Continued)

Benchmarks using both C and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using both C and C++:

```
icpc -m64icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
519.lbm_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

**SPECrate®2017\_fp\_base = 248**

**SPECrate®2017\_fp\_peak = 251**

**CPU2017 License:** 9019

**Test Date:** Feb-2020

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Feb-2020

**Tested by:** Cisco Systems

**Software Availability:** May-2019

## Peak Optimization Flags (Continued)

538.imagick\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

544.nab\_r: Same as 538.imagick\_r

C++ benchmarks:

508.namd\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

510.parest\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Fortran benchmarks:

503.bwaves\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte

549.fotonik3d\_r: Same as 503.bwaves\_r

554.roms\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both Fortran and C:

-prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3  
-no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4 -auto -nostandard-realloc-lhs  
-align array32byte

Benchmarks using both C and C++:

511.povray\_r: -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512  
-O3 -no-prec-div -qopt-prefetch -ffinite-math-only  
-qopt-mem-layout-trans=4

526.blender\_r: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch

(Continued on next page)



# SPEC CPU®2017 Floating Point Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Gold 6242R,  
3.10GHz)

SPECrate®2017\_fp\_base = 248

SPECrate®2017\_fp\_peak = 251

CPU2017 License: 9019

Test Date: Feb-2020

Test Sponsor: Cisco Systems

Hardware Availability: Feb-2020

Tested by: Cisco Systems

Software Availability: May-2019

## Peak Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++ (continued):

```
-ffinite-math-only -qopt-mem-layout-trans=4 -auto  
-nostandard-realloc-lhs -align array32byte
```

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>  
<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-02-23 23:59:18-0500.

Report generated on 2020-03-17 16:21:17 by CPU2017 PDF formatter v6255.

Originally published on 2020-03-17.