Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Apr-2020
Hardware Availability: Apr-2019
Software Availability: May-2019

SPECrate®2017_int_base = 83.5
SPECrate®2017_int_peak = 86.4

CPU Name: Intel Xeon Silver 4208
Max MHz: 3200
Nominal: 2100
Enabled: 16 cores, 2 chips, 2 threads/core
Orderable: 1.2 chips
Cache L1: 32 KB I + 32 KB D on chip per core
L2: 1 MB I+D on chip per core
L3: 11 MB I+D on chip per core
Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R, running at 2400)
Storage: 1 x 2 TB SATA SSD
Other: None

OS: SUSE Linux Enterprise Server 12 SP4
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++ Compiler Build 20190416 for Linux;
Fortran: Version 19.0.4.227 of Intel Fortran Compiler Build 20190416 for Linux
Parallel: No
Firmware: Version 4.1.5 released May-2019
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1
Power Management: BIOS and OS set to prefer performance at the cost of additional power usage
Insipur Corporation

Insipur NF5180M5 (Intel Xeon Silver 4208)

SPEC® CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 83.5

SPECrate®2017_int_peak = 86.4

Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>32</td>
<td>804</td>
<td>63.3</td>
<td>811</td>
<td>62.8</td>
<td>805</td>
<td>63.3</td>
<td>702</td>
<td>72.6</td>
<td>699</td>
<td>72.8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>32</td>
<td>648</td>
<td>69.9</td>
<td>647</td>
<td>70.0</td>
<td>649</td>
<td>69.8</td>
<td>585</td>
<td>77.5</td>
<td>582</td>
<td>77.8</td>
<td>585</td>
<td>77.5</td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>32</td>
<td>449</td>
<td>115</td>
<td>449</td>
<td>115</td>
<td>449</td>
<td>115</td>
<td>447</td>
<td>116</td>
<td>447</td>
<td>116</td>
<td>450</td>
<td>115</td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>32</td>
<td>721</td>
<td>58.3</td>
<td>722</td>
<td>58.1</td>
<td>720</td>
<td>58.3</td>
<td>732</td>
<td>57.4</td>
<td>728</td>
<td>57.6</td>
<td>721</td>
<td>58.2</td>
</tr>
<tr>
<td>523.xalancbmk_r</td>
<td>32</td>
<td>331</td>
<td>102</td>
<td>335</td>
<td>101</td>
<td>332</td>
<td>102</td>
<td>316</td>
<td>107</td>
<td>316</td>
<td>107</td>
<td>315</td>
<td>107</td>
</tr>
<tr>
<td>525.x264_r</td>
<td>32</td>
<td>389</td>
<td>144</td>
<td>385</td>
<td>145</td>
<td>389</td>
<td>144</td>
<td>368</td>
<td>152</td>
<td>368</td>
<td>152</td>
<td>370</td>
<td>152</td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>32</td>
<td>540</td>
<td>68.0</td>
<td>539</td>
<td>68.0</td>
<td>540</td>
<td>67.9</td>
<td>539</td>
<td>68.0</td>
<td>539</td>
<td>68.1</td>
<td>540</td>
<td>67.9</td>
</tr>
<tr>
<td>541.leela_r</td>
<td>32</td>
<td>863</td>
<td>61.4</td>
<td>849</td>
<td>62.4</td>
<td>863</td>
<td>61.4</td>
<td>862</td>
<td>61.5</td>
<td>862</td>
<td>61.5</td>
<td>862</td>
<td>61.5</td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>32</td>
<td>512</td>
<td>164</td>
<td>512</td>
<td>164</td>
<td>512</td>
<td>164</td>
<td>513</td>
<td>163</td>
<td>513</td>
<td>163</td>
<td>513</td>
<td>163</td>
</tr>
<tr>
<td>557.xz_r</td>
<td>32</td>
<td>626</td>
<td>55.2</td>
<td>625</td>
<td>55.3</td>
<td>625</td>
<td>55.3</td>
<td>624</td>
<td>55.3</td>
<td>625</td>
<td>55.3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

LD_LIBRARY_PATH = 
  
"/home/CPU2017/lib/intel64:/home/CPU2017/lib/ia32:/home/CPU2017/je5.0.1-32"

General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM
memory using Redhat Enterprise Linux 7.5
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

(Continued on next page)
General Notes (Continued)

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5,
and the system compiler gcc 4.8.5;
sources available from jemalloc.net or

Platform Notes

BIOS configuration:
SCALING_GOVERNOR set to Custom
Hardware Prefetch set to Disable
VT Support set to Disable
C1E Support set to Disable
IMC (Integrated memory controller) Interleaving set to 2-way
Sub NUMA Cluster (SNC) set to Disable

Sysinfo program /home/CPU2017/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7ed1e6e46a485a0011
running on linux-nlir Sun Apr 26 16:15:44 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

From /proc/cpuinfo
model name : Intel(R) Xeon(R) Silver 4208 CPU @ 2.10GHz
  2 "physical id"s (chips)
  32 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 16
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7

From lscpu:
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
## SPEC CPU®2017 Integer Rate Result

### Inspur Corporation

**Inspur NF5180M5 (Intel Xeon Silver 4208)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base = 83.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak = 86.4</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358  
**Test Sponsor:** Inspur Corporation  
**Tested by:** Inspur Corporation  
**Test Date:** Apr-2020  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Platform Notes (Continued)

- **Byte Order:** Little Endian
- **CPU(s):** 32
- **On-line CPU(s) list:** 0-31
- **Thread(s) per core:** 2
- **Core(s) per socket:** 8
- **Socket(s):** 2
- **NUMA node(s):** 2
- **Vendor ID:** GenuineIntel
- **CPU family:** 6
- **Model:** 85
- **Model name:** Intel(R) Xeon(R) Silver 4208 CPU @ 2.10GHz
- **Stepping:** 6
- **CPU MHz:** 2100.000
- **CPU max MHz:** 3200.0000
- **CPU min MHz:** 800.0000
- **BogoMIPS:** 4200.00
- **Virtualization:** VT-x
- **L1d cache:** 32K
- **L1i cache:** 32K
- **L2 cache:** 1024K
- **L3 cache:** 11264K
- **NUMA node0 CPU(s):** 0-7,16-23
- **NUMA node1 CPU(s):** 8-15,24-31
- **Flags:**
  - fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
  - pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
  - lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
  - aperf perfctr pni pclmulqdq dtes64 ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
  - pclid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx fl64
  - rdrand lahf_lm abrm msr mce cmov con auto nx tsc mtrr pge mca cx16 xtpr pdcm
  - lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
  - aperf perfctr pni pclmulqdq dtes64 ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm
  - pclid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx fl64
  - rdrand lahf_lm abrm msr mce cmov con auto nx tsc mtrr pge mca cx16 xtpr pdcm

//proc/cpuinfo cache data

```plaintext
Cache size : 11264 KB
```

**WARNING:** a numactl 'node' might or might not correspond to a physical chip.

<table>
<thead>
<tr>
<th>Available</th>
<th>Physical Chip</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 nodes</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Wireless

- **Hardware Availability:** Apr-2019
- **Software Availability:** May-2019

Page 4
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 83.5
SPECrate®2017_int_peak = 86.4

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Test Date: Apr-2020
Tested by: Inspur Corporation
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

node distances:
node  0  1
  0: 10  21
  1: 21  10

From /proc/meminfo
MemTotal: 790936728 kB
HugePages_Total: 0
Hugepagesize: 2048 kB

From /usr/bin/lsb_release -d
SUSE Linux Enterprise Server 12 SP4

From /etc/*release* /etc/*version*
SuSE-release:
  SUSE Linux Enterprise Server 12 (x86_64)
  VERSION = 12
  PATCHLEVEL = 4
# This file is deprecated and will be removed in a future service pack or release.
# Please check /etc/os-release for details about this release.
os-release:
  NAME="SLES"
  VERSION="12-SP4"
  VERSION_ID="12.4"
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP4"
  ID="sles"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:12:sp4"

uname -a:
x86_64 x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: No status reported
CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Indirect Branch Restricted Speculation, IBPB, IBRS_FW

run-level 3 Apr 26 16:14 last=5

SPEC is set to: /home/CPU2017

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

SPECrater®2017_int_base = 83.5
SPECrater®2017_int_peak = 86.4

Test Date: Apr-2020
Hardware Availability: Apr-2019
Software Availability: May-2019

Platform Notes (Continued)

Filesystem      Type  Size  Used  Avail  Use%  Mounted on
/dev/nvme0n1p4  xfs   1.8T  50G  1.8T   3%  /home

From /sys/devices/virtual/dmi/id
BIOS: American Megatrends Inc. 4.1.5 05/21/2019
Vendor: Inspur
Product: NF5280M5
Serial: 219243921

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
Memory:
24x Samsung M393A4K40CB2-CTD 32 GB 2 rank 2666, configured at 2400

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C       | 502.gcc_r(peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
==============================================================================
C       | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
        | 525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------
C       | 502.gcc_r(peak)
Intel(R) C Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.
------------------------------------------------------------------------------

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

### Insup Corporation

**Inspur NF5180M5 (Intel Xeon Silver 4208)**

**SPECrave®2017_int_base = 83.5**

**SPECrave®2017_int_peak = 86.4**

<table>
<thead>
<tr>
<th>CPU2017 License</th>
<th>Test Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>3358</td>
<td>Apr-2020</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test Sponsor</th>
<th>Hardware Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insup Corporation</td>
<td>Apr-2019</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tested by</th>
<th>Software Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Insup Corporation</td>
<td>May-2019</td>
</tr>
</tbody>
</table>

### Compiler Version Notes (Continued)

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak) 525.x264_r(base, peak) 557.xz_r(base, peak)</td>
</tr>
</tbody>
</table>

---

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

C++ | 523.xalancbmk_r(peak)
---

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
---

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

C++ | 523.xalancbmk_r(peak)
---

Intel(R) C++ Intel(R) 64 Compiler for applications running on IA-32, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base) 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)
---

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

Fortran | 548.exchange2_r(base, peak)
---

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R) 64, Version 19.0.4.227 Build 20190416

(Continued on next page)
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

**SPEC CPU®2017 Integer Rate Result**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>83.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>86.4</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358

**Test Sponsor:** Inspur Corporation

**Tested by:** Inspur Corporation

**Test Date:** Apr-2020

**Hardware Availability:** Apr-2019

**Software Availability:** May-2019

---

**Compiler Version Notes (Continued)**

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

---

**Base Compiler Invocation**

C benchmarks:

```
icc -m64 -std=c11
```

C++ benchmarks:

```
icpc -m64
```

Fortran benchmarks:

```
ifort -m64
```

---

**Base Portability Flags**

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

---

**Base Optimization Flags**

C benchmarks:

```
-W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

C++ benchmarks:

```
-W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc
```

(Continued on next page)
## SPEC CPU®2017 Integer Rate Result

**Inspur Corporation**

**Inspur NF5180M5 (Intel Xeon Silver 4208)**

<table>
<thead>
<tr>
<th>SPECrate®2017_int_base</th>
<th>83.5</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECrate®2017_int_peak</td>
<td>86.4</td>
</tr>
</tbody>
</table>

**CPU2017 License:** 3358  
**Test Sponsor:** Inspur Corporation  
**Tested by:** Inspur Corporation  
**Test Date:** Apr-2020  
**Hardware Availability:** Apr-2019  
**Software Availability:** May-2019

### Base Optimization Flags (Continued)

Fortran benchmarks:
- `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div`  
- `-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte`  
- `-L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64 -lqkmalloc`

### Peak Compiler Invocation

**C benchmarks (except as noted below):**

```
icc -m64 -std=c11
```

```
```

**C++ benchmarks (except as noted below):**

```
icpc -m64
```

```
523.xalancbmk_r: icpc -m32 -L/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/ia32_lin
```

Fortran benchmarks:

```
ifort -m64
```

### Peak Portability Flags

```
500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -D_FILE_OFFSET_BITS=64 -DSPEC_LINUX  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64  
548.exchange2_r: -DSPEC_LP64  
557.xz_r: -DSPEC_LP64
```

### Peak Optimization Flags

**C benchmarks:**

```
500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo  
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
```

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

SPECrate®2017_int_base = 83.5
SPECrate®2017_int_peak = 86.4

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Apr-2020
Hardware Availability: Apr-2019
Software Availability: May-2019

Peak Optimization Flags (Continued)

500.perlbench_r (continued):
-ffno-strict-overflow
-ll/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

502.gcc_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-l/usr/local/je5.0.1-32/lib -ljemalloc

505.mcf_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-l/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-alias
-l/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4
-l/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=4
-l/usr/local/je5.0.1-32/lib -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -nostandard-realloc-lhs -align array32byte
-l/usr/local/IntelCompiler19/compilers_and_libraries_2019.4.227/linux/compiler/lib/intel64
-lqkmalloc

The flags files that were used to format this result can be browsed at
Inspur Corporation

Inspur NF5180M5 (Intel Xeon Silver 4208)

SPECrate®2017_int_base = 83.5
SPECrate®2017_int_peak = 86.4

CPU2017 License: 3358
Test Sponsor: Inspur Corporation
Tested by: Inspur Corporation

Test Date: Apr-2020
Hardware Availability: Apr-2019
Software Availability: May-2019

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Inspur-Platform-Settings-V1.6.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-04-26 04:15:43-0400.
Originally published on 2020-05-12.