**SPEC CPU®2017 Integer Rate Result**

**Dell Inc.**

**PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)**

**CPU2017 License:** 55

**Test Sponsor:** Dell Inc.

**Tested by:** Dell Inc.

**Test Date:** May-2020

**Hardware Availability:** Feb-2020

**Software Availability:** Apr-2020

---

### Hardware

**CPU Name:** Intel Xeon Silver 4210R  
**Max MHz:** 3200  
**Nominal:** 2400  
**Enabled:** 20 cores, 2 chips, 2 threads/core  
**Orderable:** 1.2 chips  
**Cache L1:** 32 KB I + 32 KB D on chip per core  
**L2:** 1 MB I+D on chip per core  
**L3:** 13.75 MB I+D on chip per chip  
**Other:** None  
**Memory:** 384 GB (24 x 16 GB 2Rx8 PC4-2933V-R, running at 2400)  
**Storage:** 1 x 1.92 TB SATA SSD  
**Other:** None

### Software

**OS:** Red Hat Enterprise Linux 8.1  
**Compiler:** C/C++: Version 19.1.1.217 of Intel C/C++ Compiler for Linux; Fortran: Version 19.1.1.217 of Intel Fortran Compiler for Linux  
**Parallel:** No  
**Firmware:** Version 2.7.7 released May-2020  
**File System:** tmpfs  
**System State:** Run level 3 (multi-user)  
**Base Pointers:** 64-bit  
**Peak Pointers:** 32/64-bit  
**Other:** None  
**Power Management:** BIOS set to prefer performance at the cost of additional power usage

---

**SPECrater®2017_int_base = 128**

**SPECrater®2017_int_peak = 132**

---

### Copies

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Count</th>
<th>SPECrate®2017_int_base</th>
<th>SPECrate®2017_int_peak</th>
</tr>
</thead>
<tbody>
<tr>
<td>perlbench_r</td>
<td>40</td>
<td>85.2</td>
<td>101</td>
</tr>
<tr>
<td>gcc_r</td>
<td>40</td>
<td>101</td>
<td>174</td>
</tr>
<tr>
<td>mcf_r</td>
<td>40</td>
<td>84.9</td>
<td>228</td>
</tr>
<tr>
<td>omnetpp_r</td>
<td>40</td>
<td>172</td>
<td>260</td>
</tr>
<tr>
<td>xalancbmk_r</td>
<td>40</td>
<td>114</td>
<td>261</td>
</tr>
<tr>
<td>x264_r</td>
<td>40</td>
<td>228</td>
<td>261</td>
</tr>
<tr>
<td>deepsjeng_r</td>
<td>40</td>
<td>99.3</td>
<td>261</td>
</tr>
<tr>
<td>leela_r</td>
<td>40</td>
<td>92.0</td>
<td>261</td>
</tr>
<tr>
<td>exchange2_r</td>
<td>40</td>
<td>75.0</td>
<td>261</td>
</tr>
<tr>
<td>xz_r</td>
<td>40</td>
<td>76.5</td>
<td>261</td>
</tr>
</tbody>
</table>

---

**Notes:**

- Dell Inc.
- PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)
- SPEC CPU®2017 License: 55
- Test Sponsor: Dell Inc.
- Tested by: Dell Inc.
- Test Date: May-2020
- Hardware Availability: Feb-2020
- Software Availability: Apr-2020

---

**System Requirements:**

- CPU Name: Intel Xeon Silver 4210R
- Max MHz: 3200
- Nominal: 2400
- Enabled: 20 cores, 2 chips, 2 threads/core
- Orderable: 1.2 chips
- Cache L1: 32 KB I + 32 KB D on chip per core
- L2: 1 MB I+D on chip per core
- L3: 13.75 MB I+D on chip per chip
- Other: None
- Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933V-R, running at 2400)
- Storage: 1 x 1.92 TB SATA SSD
- Other: None

---

**Operating System:**

- OS: Red Hat Enterprise Linux 8.1
- Parallel: No
- Firmware: Version 2.7.7 released May-2020
- File System: tmpfs
- System State: Run level 3 (multi-user)
- Base Pointers: 64-bit
- Peak Pointers: 32/64-bit
- Other: None

---

**Power Management:**

- BIOS set to prefer performance at the cost of additional power usage
**SPEC CPU®2017 Integer Rate Result**

Dell Inc.  

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

**SPECrate®2017_int_base = 128**  
**SPECrate®2017_int_peak = 132**

CPU2017 License: 55  
Test Sponsor: Dell Inc.  
Tested by: Dell Inc.  

Test Date: May-2020  
Hardware Availability: Feb-2020  
Software Availability: Apr-2020

### Results Table

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Copies</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
<th>Seconds</th>
<th>Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>500.perlbench_r</td>
<td>40</td>
<td>747</td>
<td>85.2</td>
<td>742</td>
<td>85.9</td>
<td>40</td>
<td>633</td>
<td>101</td>
<td></td>
<td>633</td>
<td>101</td>
<td></td>
<td></td>
</tr>
<tr>
<td>502.gcc_r</td>
<td>40</td>
<td>564</td>
<td>101</td>
<td>560</td>
<td>101</td>
<td>40</td>
<td>494</td>
<td>115</td>
<td></td>
<td>495</td>
<td>114</td>
<td></td>
<td></td>
</tr>
<tr>
<td>505.mcf_r</td>
<td>40</td>
<td>284</td>
<td>228</td>
<td>283</td>
<td>228</td>
<td>40</td>
<td>284</td>
<td>228</td>
<td></td>
<td>284</td>
<td>228</td>
<td></td>
<td></td>
</tr>
<tr>
<td>520.omnetpp_r</td>
<td>40</td>
<td>602</td>
<td>87.2</td>
<td>618</td>
<td>84.9</td>
<td>40</td>
<td>602</td>
<td>87.2</td>
<td></td>
<td>618</td>
<td>84.9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>523.xalanckbmk_r</td>
<td>40</td>
<td>245</td>
<td>172</td>
<td>243</td>
<td>174</td>
<td>40</td>
<td>245</td>
<td>172</td>
<td></td>
<td>245</td>
<td>172</td>
<td></td>
<td></td>
</tr>
<tr>
<td>525.x264_r</td>
<td>40</td>
<td>262</td>
<td>267</td>
<td>269</td>
<td>260</td>
<td>40</td>
<td>269</td>
<td>261</td>
<td></td>
<td>260</td>
<td>264</td>
<td></td>
<td></td>
</tr>
<tr>
<td>531.deepsjeng_r</td>
<td>40</td>
<td>461</td>
<td>99.5</td>
<td>461</td>
<td>99.3</td>
<td>40</td>
<td>461</td>
<td>99.5</td>
<td></td>
<td>461</td>
<td>99.3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>541.leea_r</td>
<td>40</td>
<td>720</td>
<td>92.0</td>
<td>706</td>
<td>93.8</td>
<td>40</td>
<td>720</td>
<td>92.0</td>
<td></td>
<td>720</td>
<td>92.0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>548.exchange2_r</td>
<td>40</td>
<td>443</td>
<td>237</td>
<td>443</td>
<td>237</td>
<td>40</td>
<td>443</td>
<td>237</td>
<td></td>
<td>443</td>
<td>237</td>
<td></td>
<td></td>
</tr>
<tr>
<td>557.xz_r</td>
<td>40</td>
<td>574</td>
<td>75.3</td>
<td>576</td>
<td>75.0</td>
<td>40</td>
<td>565</td>
<td>76.5</td>
<td></td>
<td>564</td>
<td>76.6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

### Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux. The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux.

### Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

### Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

### Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH = 
"/mnt/ramdisk/cpu2017-ic19.1u1/lib/intel64:/mnt/ramdisk/cpu2017-ic19.1u1 
/ia32:/mnt/ramdisk/cpu2017-ic19.1u1/je5.0.1-32"
MALLOC_CONF = "retain:true"
```
SPEC CPU®2017 Integer Rate Result

Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017_int_base = 128
SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0
NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)
is mitigated in the system as tested and documented.
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
    sync; echo 3> /proc/sys/vm/drop_caches
runcpu command invoked through numactl i.e.:
    numactl --interleave=all runcpu <etc>
Benchmark run from a 225 GB ramdisk created with the cmd; "mount -t tmpfs -o size=225G tmpfs /mnt/ramdisk"
jemalloc, a general purpose malloc implementation
built with the RedHat Enterprise 7.5, and the system compiler gcc 4.8.5

Platform Notes

BIOS settings:
Virtualization Technology disabled
System Profile set to Custom
CPU Performance set to Maximum Performance
C States set to Autonomous
C1E disabled
Uncore Frequency set to Dynamic
Energy Efficiency Policy set to Performance
Memory Patrol Scrub set to standard
Logical Processor enabled
CPU Interconnect Bus Link Power Management disabled
PCI ASPM L1 Link Power Management disabled
UPI Prefetch enabled
LLC Prefetch disabled
Dead Line LLC Alloc enabled
Directory AtoS disabled

Sysinfo program /mnt/ramdisk/cpu2017-ic19.1u1/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edbe6e46a485a0011
running on rhel-8-1-sut Mon May 25 12:34:46 2020

SUT (System Under Test) info as seen by some common utilities.
For more information on this section, see
https://www.spec.org/cpu2017/Docs/config.html#sysinfo

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Dell Inc.

SPECrate®2017_int_base = 128

SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Test Date: May-2020
Hardware Availability: Feb-2020
Tested by: Dell Inc.
Software Availability: Apr-2020

Platform Notes (Continued)

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
2 "physical id"s (chips)
40 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 10
siblings : 20
physical 0: cores 0 1 2 3 4 8 9 10 11 12
physical 1: cores 0 1 2 3 4 8 9 10 11 12

From lscpu:

Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
CPU(s): 40
On-line CPU(s) list: 0-39
Thread(s) per core: 2
Core(s) per socket: 10
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Silver 4210R CPU @ 2.40GHz
Stepping: 7
CPU MHz: 2900.223
CPU max MHz: 3200.0000
CPU min MHz: 1000.0000
BogoMIPS: 4800.00
Virtualization: VT-x
L1d cache: 32K
L1i cache: 32K
L2 cache: 1024K
L3 cache: 14080K
NUMA node0 CPU(s): 0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38
NUMA node1 CPU(s): 1,3,5,7,9,11,13,15,17,19,21,23,25,27,29,31,33,35,37,39
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx x86popb rdtsscp
lm constant_tsc arch_perfmon pbs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpref pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtrm pdcm pcid dca eee sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3nowprefetch cpuid_fault epb cat_l3 cdg_l3
invpcid_single intel_pstate ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vmx
flexpriority ept vpid fsgsbase tsx_adjust bmi1 hle avx2 smep bmi2 erms invpcid rdms
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaves xsaveopt xGetty8l xsavec cqm_llc cqm_occup_llc cqm_mbm_total

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

SPECrate®2017_int_base = 128
SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Platform Notes (Continued)

cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_lld
arch_capabilities

/proc/cpuinfo cache data
  cache size : 14080 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a
  physical chip.
  available: 2 nodes (0-1)
  node 0 cpus: 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38
  node 0 size: 192048 MB
  node 0 free: 182899 MB
  node 1 cpus: 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
  node 1 size: 193531 MB
  node 1 free: 192863 MB
  node distances:
    node   0   1
    0:  10  21
    1:  21  10

From /proc/meminfo
  MemTotal:       394833316 kB
  HugePages_Total:       0
  Hugepagesize:       2048 kB

From /etc/*release* /etc/*version*
  os-release:
    NAME="Red Hat Enterprise Linux"
    VERSION="8.1 (Ootpa)"
    ID="rhel"
    ID_LIKE="fedora"
    VERSION_ID="8.1"
    PLATFORM_ID="platform:el8"
    PRETTY_NAME="Red Hat Enterprise Linux 8.1 (Ootpa)"
    ANSI_COLOR="0;31"
  redhat-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release: Red Hat Enterprise Linux release 8.1 (Ootpa)
  system-release-cpe: cpe:/o:redhat:enterprise_linux:8.1:ga

uname -a:
  Linux rhel-8-1-sut 4.18.0-147.el8.x86_64 #1 SMP Thu Sep 26 15:52:44 UTC 2019 x86_64
  x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-3620 (L1 Terminal Fault): Not affected
Microarchitectural Data Sampling: Not affected

(Continued on next page)
SPEC CPU®2017 Integer Rate Result

Dell Inc.
PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017_int_base = 128
SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.
Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Platform Notes (Continued)

CVE-2017-5754 (Meltdown): Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled via prctl and seccomp
CVE-2017-5753 (Spectre variant 1): Mitigation: usercopy/swapgs barriers and __user pointer sanitization
CVE-2017-5715 (Spectre variant 2): Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 May 25 12:30 last=5
SPEC is set to: /mnt/ramdisk/cpu2017-ic19.1ul
Filesystem Type Size Used Avail Use% Mounted on
tmpfs tmpfs 150G 4.2G 146G 3% /mnt/ramdisk

From /sys/devices/virtual/dmi/id
BIOS: Dell Inc. 2.7.7 05/04/2020
Vendor: Dell Inc.
Product: PowerEdge R640
Product Family: PowerEdge
Serial: FPFXCH2

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:
10x 002C069D002C 18ASF2G72PDZ-2G9E1 16 GB 2 rank 2933
4x 00AD00B300AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933
8x 00AD00B300AD HMA82GR7CJR8N-XN 16 GB 2 rank 3200
2x 00AD063200AD HMA82GR7CJR8N-WM 16 GB 2 rank 2933

(End of data from sysinfo program)

Compiler Version Notes

==============================================================================
C | 502.gcc_r(peak)
==============================================================================
Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen
Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
C | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
525.x264_r(base, peak) 557.xz_r(base)

(Continued on next page)
Compiler Version Notes (Continued)

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak)  557.xz_r(peak)</th>
</tr>
</thead>
</table>
==============================================================================

Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
</table>
==============================================================================

Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(base)  502.gcc_r(base)  505.mcf_r(base, peak)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>525.x264_r(base, peak)  557.xz_r(base)</td>
</tr>
<tr>
<td>---------</td>
<td>---------------------------------------</td>
</tr>
</tbody>
</table>
==============================================================================

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>500.perlbench_r(peak)  557.xz_r(peak)</th>
</tr>
</thead>
</table>
==============================================================================

Intel(R) C Compiler for applications running on Intel(R) 64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

==============================================================================
<table>
<thead>
<tr>
<th>C</th>
<th>502.gcc_r(peak)</th>
</tr>
</thead>
</table>
==============================================================================

Intel(R) C Compiler for applications running on IA-32, Version 2021.1 NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

(Continued on next page)
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Compiler Version Notes (Continued)

==============================================================================
| C       | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak) |
|         | 525.x264_r(base, peak) 557.xz_r(base) |

Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

| C       | 500.perlbench_r(peak) 557.xz_r(peak) |

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,
Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

| C++     | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base, peak) |
|         | 531.deepsjeng_r(base, peak) 541.leela_r(base, peak) |

Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

| Fortran | 548.exchange2_r(base, peak) |

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.

------------------------------------------------------------------------------

Base Compiler Invocation

C benchmarks:
icc

C++ benchmarks:
icpc

Fortran benchmarks:
ifort
Dell Inc.

PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPEC CPU®2017 Integer Rate Result

SPECrate®2017_int_base = 128
SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Test Date: May-2020
Hardware Availability: Feb-2020
Software Availability: Apr-2020

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:
-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Fortran benchmarks:
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4
-nostandard-realloc-lhs -align array32byte -auto
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

Peak Compiler Invocation

C benchmarks:
icc

(Continued on next page)
Peak Compiler Invocation (Continued)

C++ benchmarks:
icpc

Fortran benchmarks:
ifort

Peak Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -D_FILE_OFFSET_BITS=64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

500.perlbench_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2)
-xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -fno-strict-overflow
-mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

502.gcc_r: -m32
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/ia32_lin
-std=gnu89
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries
-Wl,-z,muldefs -fprofile-generate(pass 1)
-fprofile-use=default.profdata(pass 2) -xCORE-AVX512 -flto
-Ofast(pass 1) -O3 -ffast-math -qnextgen -fuse-ld=gold
-qopt-mem-layout-trans=4 -L/usr/local/jemalloc32-5.0.1/lib
-ljemalloc

505.mcf_r: basepeak = yes
Dell Inc. PowerEdge R640 (Intel Xeon Silver 4210R, 2.40 GHz)

SPECrate®2017_int_base = 128
SPECrate®2017_int_peak = 132

CPU2017 License: 55
Test Sponsor: Dell Inc.
Tested by: Dell Inc.

Peak Optimization Flags (Continued)

525.x264_r: -m64 -qnextgen -std=c11
-W1,-plugin-opt=-x86-branches-within-32B-boundaries
-W1,-z,muldefs -xCORE-AVX512 -flto -O3 -ffast-math
-fuse-ld=gold -qopt-mem-layout-trans=4 -fno-alias
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

557.xz_r: -W1,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=4 -mbranches-within-32B-boundaries
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

C++ benchmarks:

520.omnetpp_r: basepeak = yes
523.xalancbmk_r: basepeak = yes
531.deepsjeng_r: basepeak = yes
541.leela_r: basepeak = yes

Fortran benchmarks:

548.exchange2_r: basepeak = yes

The flags files that were used to format this result can be browsed at

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.1u1-official-linux64_revA.xml

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-05-25 13:34:45-0400.
Originally published on 2020-06-23.